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Abstract
The scaling of solid state memory demands an ever continuing progress in memory
device concepts as well as utilization of materials with properties superior to the
state of the art. Since its invention dynamic random access memory (DRAM) is one
of the driving forces for the technological advance in microelectronics. However, the
charge-based storage of information necessitates one large capacitor in each memory
cell, posing drawbacks for further scaling. Requiring constant capacitance with
decreasing capacitor area, the thickness of the dielectric has been reduced to the
physical limit of only few nanometers. The utilization of high permittivity dielectrics
has turned out to be the sole answer to this problem. The ongoing shrinkage of the
feature size and the implicated increase of the capacitor’s aspect ratio will, however,
denote a scaling limit for DRAM in the near future. As a possible successor of
DRAM, but also of flash memory, redox-based resistive random access memory
(ReRAM) has drawn great attention. Relying on a highly local resistive switching
effect, ReRAM has the opportunity to be arranged in crossbar devices of dimensions
in the low nanometer regime. However, the underlying switching mechanisms are
not fully understood, requiring reliable and reproducible ReRAM memory cells for
the verification of simulated and modeled switching characteristics.
In this thesis high permittivity capacitors for application in DRAM as well as
resistive switching devices for application in ReRAM are fabricated and character-
ized. To meet the highly challenging preparation and electrical characterization,
both a sputter tool, optimized for ultra thin film deposition, as well as sophisticated
electrical characterization techniques are developed and constructed. The memory
cells are prepared using a layer by layer deposition of electrode and functional oxide
films on silicon substrates. In case of capacitors for DRAM application, high per-
mittivity strontium titanate (STO) thin films are deposited on strontium ruthenate
(SRO) electrodes at elevated temperature. Capacitance equivalent thickness (CET)
and leakage current are superior to the best thin film devices reported in literature
with STO film thickness below 15 nm. Frequently discussed passive layers in high
permittivity dielectrics are shown to be insignificant in the fabricated capacitors.
The analysis of leakage mechanisms reveals a detrimental Schottky barrier reduction
with decreasing film thickness. This effect leads to a tremendous increase of leakage
current.
The comparison of the two different material systems STO and tantalum oxide
with respect to their resistive switching properties and performance is the approach
for the analysis of ReRAM memory cell characteristics. The investigation of the
electroforming process reveals thermal activation, a considerable relation to defect
density and significant switching oxide thickness dependence. With repetitive
cycling, the highly reliable switching and outstanding endurance of tantalum oxide
films is demonstrated. The systematic exchange of the electrode metals exhibits a
distinct electrode material dependence of resistive switching.

Kurzfassung
Die Skalierung von Festkörperspeicher verlangt nach einem ständig voranschreiten-
den Fortschritt in Speicherkonzepten sowie der Verwendung neuartiger Materialien.
In dieser Entwicklung stellen Arbeitsspeicher mit wahlfreiem Zugriff (dynamic
random access memory, DRAM) seit Jahrzehnten eine der Triebkräfte dar. Die
ladungsbasierte Informationsspeicherung erfordert jedoch einen großen Konden-
sator in jeder Speicherzelle, was erhebliche Nachteile für die weitere Bauelement-
Skalierung mit sich bringt. Aufgrund des Bedarfs an konstanter Kapazität - trotz
sinkender Kondensatorfläche - wurde die Schichtdicke des Dielektrikums bereits bis
zur physikalischen Grenze von wenigen Nanometern reduziert. Der Einsatz hoch per-
mittiver Dielektrika stellte sich als alleinige Lösung des Problems heraus. Die mit der
fortgeführten Reduktion der Strukturgröße verbundene, übermäßige Verzerrung der
Kondensatorgeometrie wird jedoch in naher Zukunft ein Skalierungslimit darstellen.
Als möglicher Nachfolger nicht nur von DRAM, sondern auch von flash-Speichern,
rückt der redox-basierte resistive Arbeitsspeicher (ReRAM) in den Blickpunkt. Die
Nutzung eines höchst lokalen resistiven Schalteffekts ermöglicht im Prinzip die
Herstellung von Speichermatrizen mit wenigen Nanometern Strukturgröße. Die
zugrunde liegenden Schaltmechanismen, welche mit Hilfe von zuverlässigen und re-
produzierbaren Speicherzellen durch Simulation und Modellierung erarbeitet werden
müssen, sind allerdings noch nicht hinreichend verstanden.
Diese Dissertation befasst sich mit der Herstellung und Charakterisierung von hoch
permittiven Kondensatoren für den Einsatz in DRAM sowie resistiv schaltenden
Bauelementen für ReRAM-Anwendungen. Aufgrund der sehr anspruchsvollen
Probenpräparation und elektrischen Charakterisierung wurden sowohl eine Sputter-
anlage für die Deposition von ultradünnen Schichten konstruiert als auch spezielle
elektrische Messtechnik entwickelt. Die Speicherzellen wurden in konsekutivem
Schichtwachstum von Elektroden und funktionalem Oxidfilm präpariert, wobei im
Falle von DRAM-Zellen das hoch permittive Strontiumtitanat (STO) in Verbindung
mit Elektroden aus Strontiumruthenat (SRO) bei erhöhten Temperaturen. Die
erzielte Kombination aus SiO2-äquivalenter Schichtdicke (CET) und Leckstromeigen-
schaften übertrifft die besten in der Literatur vorgestellten Bauelementeigenschaften
von STO in Schichtdicken unter 15 nm. Die im Zusammenhang mit hoch permittiven
Materialien häufig diskutierten passiven Schichten konnten in den hergestellten
Kondensatoren nahezu vollständig vermieden werden. Die Analyse der Leckstrom-
mechanismen ergab eine nachteilige Absenkung der Schottky-Barriere mit sinkender
Schichtdicke, was zu einem erheblichen Anstieg des Leckstroms führt.
Die Untersuchung von ReRAM-Zellcharakteristiken wurde mit Hilfe des Ver-
gleichs zweier Materialsysteme, STO und Tantaloxid, durchgeführt. Die Elektro-
formierung zeigte eine thermische Aktivierung, eine deutliche Abhängigkeit der
Defektdichte sowie eine Schichtdickenabhängigkeit. Durch wiederholte Schreib-
Zyklen konnte das zuverlässige Schalten und ein hervorragendes Langzeitverhalten
von Tantaloxid-Dünnschichten gezeigt werden. Die Verwendung verschiedener Met-
alle als Elektroden belegte überdies eine Abhängigkeit des resistiven Schaltens vom
Elektrodenmaterial.
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1 Introduction
The scaling of solid state memory demands an ever continuing progress in memory
device concepts as well as utilization of materials with properties superior to the
state of the art. Since its invention in 1968 [1], dynamic random access memory
(DRAM) is one of the driving forces for the technological advance in microelectron-
ics. Thus, DRAM represents the market-dominating solid state memory concept
together with the faster, but more expensive static random access memory (SRAM)
and the cheap, but relatively slow flash memory. However, the charge-based stor-
age of information necessitates one large capacitor in each memory cell, posing
drawbacks for further scaling. Requiring constant capacitance with decreasing
capacitor area, the thickness of the dielectric has been reduced to the physical limit
of few nanometers, where quantum-mechanical tunneling, for instance, does not
allow for further scaling. Furthermore, three-dimensional capacitors in trench [2] or
cylindrical cup design [3] have been fabricated, involving cumulative technological
demand. The utilization of high permittivity dielectrics, though challenging on
silicon substrates, has turned out to be the sole answer to the problem [4]. With the
ongoing shrinkage of the feature size, however, the capacitor’s aspect ratio increases
tremendously, decreasing the space for the electrodes and the dielectric film [5].
This trend will most certainly denote the scaling limit for DRAM.
As a possible successor of DRAM, but also of flash memory, resistive random
access memory (ReRAM) has drawn great attention. Utilizing a highly local re-
sistive switching effect, ReRAM has the opportunity to be arranged in crossbar
devices [6] without necessitating active devices [7]. Not suffering from large RC
values, resistive switching in the picosecond regime is feasible [8]. Despite ongoing
research since the 1960’s [9–11], the underlying mechanisms are still a subject of
the persistent research. Several possible scenarios are being discussed in recent
literature. Reliable and reproducible ReRAM memory cells are indispensable for
the verification of simulated and modeled switching characteristics. Owing to the
defect related switching effects, however, this poses complex problems and requires
elaborate device engineering.
2 Introduction
In this thesis high permittivity capacitors for application in DRAM as well as
resistive switching devices for application in ReRAM are fabricated and character-
ized. To meet the highly challenging preparation and electrical characterization,
both a sputter tool, optimized for ultra thin film deposition, as well as sophisticated
electrical characterization techniques are developed and constructed. The memory
cells are prepared using a layer by layer deposition of electrode and functional oxide
films. In case of capacitors for DRAM application, high permittivity strontium
titanate (STO) thin films are deposited on strontium ruthenate (SRO) electrodes
at elevated temperature. The ReRAM memory cells are fabricated in a similar
arrangement of thin films, however utilizing an asymmetric electrode configuration
and more moderate deposition temperature.
This work is divided into seven chapters. The following chapter gives a brief
overview of fundamentals regarding the material STO as well as DRAM and
resistive switching. In chapter three, the experimental methods most important
in the scope of this work are presented. This includes sample preparation using
the constructed sputter tool, but also characterization of electrical properties and
thin film morphology. Results on the latter are summarized in chapter four. The
investigations on STO capacitors for DRAM application are given in chapter five,
focusing on the analysis of permittivity and leakage mechanisms. Chapter six is
concerned with the electroforming and switching of ReRAM cells. The results of
this thesis are concluded in chapter seven.
2 Fundamentals
This chapter deals with some basic properties of the functional materials this work
is concerned with. For detailed descriptions, the reader is advised to the pertinent
literature [12–17].
2.1 Material System STO
2.1.1 Crystal and Micro Structure
Among the ternary metal oxides with perovskite crystal structure, SrTiO3 (STO) is
referred to as a model system. The cubic unit cell of STO is shown in Figure 2.1.
On the corners lie the Sr2+ cations (A-sites), the Ti4+ cation in the center is
surrounded by six O2− anions forming an octahedron. Oxygen as a main group
6 element tends to fill up its second electron shell with two electrons to obtain
inert-gas electron configuration. This can be achieved by either covalent or ionic
bonds to neighboring atoms. The latter make up the major part of bonds in metal
oxides. STO crystals have only one structural phase transition from the tetragonal
to the cubic phase [19]. As the temperature of this transition is around 110K, it is
irrelevant for the scope of this work.
The micro structure of STO thin films can be of various shapes depending
on criteria like deposition method and parameters or the substrate material and
Small Cation: Ti4+
Anion: O2−
Large Cation: Sr2+
Figure 2.1: The cubic unit cell of STO. The edge length of the cube is 3.905Å. Redrawn
from [18]
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composition. Therefore, the film growth can result in epitaxial films on the one
hand or polycrystalline films with grain sizes from few nanometers up to several
hundred microns on the other. Polycrystalline films consisting of a certain amount
of grains naturally contain an according amount of grain boundaries. In very thin
films, electrical conduction can solely be determined by these grain boundaries,
as they form depletion layers with low conductivity similar to Schottky barriers
in metal-insulator junctions [20]. However, the dielectric constant of STO is not
affected thereby [21].
x
Q
s
x
space charge
region
+
−−
(a) (b)
Figure 2.2: (a) Cross-section of a simplified ceramic thin film capacitor, highlighting the
grainy character of the ceramics. The crystal orientation and size of the grains depends
on the preparation parameters. (b) Space charge region and the consequent change of
the conductivity at the grain boundaries.
Origin of the depletion layers in acceptor-doped STO are positively charged, donor-
like grain boundary states [22]. The positively charged mobile charge carriers are
being repulsed, leaving behind the immovable, negatively charged acceptor dopants.
This space-charge layer acts similar as a back-to-back Schottky barrier, which is
blocking charge carriers in both positive and negative voltage polarity. In (a),
Figure 2.2 shows the cross-section of a simplified ceramic thin film capacitor with
the two electrode plates and randomly distributed grains. Between the grains, (b)
shows the space charge region and the reduced conductivity due to the immovable
positive charges. In thin films with small grains, the space charge region can
exceed the grain size, leading to entirely depleted films with locally distributed
conductivities far below the bulk conductivity of the material [23, 24].
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2.1.2 Dielectric Properties
The relationship between the applied electric field and the electric polarization in
any material is determined by the dielectric displacement
D = ε0E + P, (2.1)
where ε0 is the vacuum permittivity (8.854 · 10−12 As/Vm), E is the applied electric
field and P is the electrical polarization of the material, respectively. Thus, ε0E
represents the vacuum contribution and P the material contribution to the displace-
ment D. The relative dielectric constant εr is defined as the ratio between vacuum
contribution and material contribution and takes values from 4 to 25 for most of the
solids. The dielectric susceptibility χe is defined as derivative of the polarization P
with respect to the electric field E. Analogously, the dielectric constant ε = εr ε0 is
the derivative of D with respect to E. Differentiating Eq. (2.1) and dividing by ε0
leads to
εr = 1 + χe. (2.2)
For materials in the paraelectric phase such as STO, hence not showing sponta-
neous polarization, the polarization can then be simply expressed by P = ε0 χeE.
Combining this with Eq. (2.1) leads to the linear relation
D = ε0 (1 + χe)E = ε0 εr(f, t, T, E, ...)E, (2.3)
where εr does not have to be constant but may be a function of the frequency f ,
the dielectric’s thickness t, the temperature T , the electric field E etc.
The temperature dependence of the dielectric constant of STO follows closely
the behavior of ferroelectric materials, though under normal conditions STO is an
incipient ferroelectric down to a temperature of 0K. With increasing temperature,
ferroelectric materials generally perform a phase transition from the ferroelectric
phase to the paraelectric phase. The transition temperature is called the Curie
temperature TC, as the dielectric constant obeys an empirical law above this phase
transition, the so-called Curie-Weiss law:
εr =
C
T − T0 (2.4)
The Curie-Weiss constant C typically depends on the material and also on mor-
phological properties of the ceramic itself, such as grain size, thickness, strain, etc.
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Figure 2.3: Temperature dependence of the permittivity of STO prepared by chemical
solution deposition. The squares represent the experimental data, the line is calculated
by the Curie-Weiss law. Partially redrawn from [25].
The Curie-Weiss temperature T0 denotes the paraelectric Curie point. However, T0
and TC do not necessarily coincide, as in first order phase transitions the change
of e.g. the lattice constant can be very abrupt, causing a divergence of the two
temperatures. An exemplary Curie-Weiss plot is shown in Figure 2.3.
There has been extensive work on the thickness dependence of the dielectric con-
stant in high permittivity materials like STO, BaxSr1−xTiO3 (BST) and ferroelectrics.
Many authors reported a sometimes tremendous decrease of the permittivity with
decreasing film thickness of the respective dielectric [26–35]. The analysis of the
permittivity dependent on the film thickness and the temperature is exemplarily
shown in Figure 2.4 (a). The linear behavior of the thickness dependence, in-
tercepting the y-axis at a certain value unequal to zero, is often referred to as
the so-called ’dead-layer-model’. It describes an interfacial parasitic capacitance,
schematically illustrated in Figure 2.4 (b). Inserted in the equivalent circuit are the
two interfacial capacitances, Ci1 and Ci2, each with a hypothetical thickness ti1 and
ti1, respectively. In the model, these capacitances by definition have a considerably
lower permittivity, expressed by εi1 and εi2. As these two capacitances are connected
in series to the capacitance of the bulk material, Cb, the permittivity of the whole
system is significantly reduced. This behavior can be expressed by the effective
reciprocal capacitance density:
A
Ceff
= t
ε0 εeff
= ti
ε0 εi
+ t− ti
ε0 εb
(2.5)
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In this expression, the two different dead layers are combined into one contribution
to the capacitance, designated by the layer thickness ti and the permittivity εi.
Again by definition, the total thickness t is assumed to be significantly larger than
the thickness ti. Applying this model, the intercept of the y-axis in Figure 2.4 (a)
can be assumed as the inverse total interface capacitance density, analogously the
slope as the inverse total permittivity 1/(ε0 εb). However, from this analysis it is
only possible to obtain the relation ti/εi, not the particular values, which are most
likely strongly linked. In the example in Figure 2.4, the value of this ratio is around
80 pm. Furthermore, it should be mentioned that by no means a direct observation
of the interfacial layers has ever been reported, implying the dead-layer-model to
be of phenomenological nature only.
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Figure 2.4: (a) Thickness dependence of the permittivity of BST, expressed by the
inverse of the zero-bias capacitance density [26]. (b) Schematic illustration of the
dead-layer-model, highlighting the interfacial layers at both electrodes.
The number of possible physical explanations to the dead-layer-model are almost
as numerous as the number of reporting authors. For a first discrimination, they can
be classified in extrinsic and intrinsic effects [36]. The extrinsic effects are mostly
related to material imperfections such as crystal defects, grain boundaries, diffusion
of electrode material into the dielectric film etc. Most of these effects can be met by
improved sample preparation. For example, the preparation of high-quality epitaxial
thin films on lattice-matched substrates avoids crystal defects, as long as the misfit
between the film and the substrate is small. However, the hereby accommodated
elastic strain can be the origin of one of the intrinsic effects causing dead layers.
Further intrinsic influences are soft mode hardening [37], built-in electric fields [38]
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and finite screening lengths of the electrodes [39]. In this context, only the latter
shall be further explained.
The penetration depth of an applied electric field into the electrode in the ideal
case is zero, but in real capacitors this length takes a finite value, albeit very small.
In a theoretical study [40], the Debye-Length L is used for a numerical description
of an inverse capacitance density 1/cD,
1
L2
= 2n0 e
2
εm ε0EF
, (2.6)
1
cD
= t
ε0 εr
+ 2.3 L
ε0 εm
, (2.7)
where n0 is the free electron density of the metal at T = 0K, εm its permittivity and
EF its Fermi energy. Equation (2.7) describes the inverse capacitance very similar
to Equation (2.5). The authors found values for L in the range from 0.48Å to
0.68Å, depending on the electrode material’s properties. These values have to be
corrected by the factor 2/
√
3, following a subsequent analytical approach [41].
Transferring these considerations to high permittivity materials, Black andWelser [29]
created a more realistic model with exponentially decaying screening charges. The
screening length l they calculated using the Thomas-Fermi approximation
l2 = εm
2
3
ε0EF
ρ0 e
= εm l2TF, (2.8)
where ρ0 is the bulk conduction-electron density and lTF defines the Thomas-Fermi
screening length. Assuming two identical electrodes, again an inverse capacitance
density can be expressed by
1
cTF
= 1
ε0
(
t
εr
+ 2 lTF√
εm
)
. (2.9)
Once more, the capacitance density is defined by a linear dependence on t, inter-
cepting the y-axis. Most important to note is the fact that this capacitance density
is intrinsic to the metal-dielectric-metal structure. Thus, Equation (2.9) seems to
represent an absolute limit of interfacial layers, only depending on the electrode’s
properties. Additional effects from other mechanisms will only increase the impact.
Taking the intrinsic effect considerations into account, the phenomenological nature
of the dead-layer-model is emphasized, as most of these effects cannot be understood
as physical layers any further.
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Figure 2.5: (a) Schematic circuitry of a 1T-1C DRAM cell. The cell is addressed over
the word line WL, generating a connection between the storage device Cs and the bit
line BL. In read operation, the charge is compared with a reference voltage Vref by
the sense amplifier (usually a flip-flop). (b) Simplified sketch of energy barriers in a
DRAM cell. The transistor barrier can be increased and decreased by applying a gate
voltage via the word line, thereby filling and accordingly draining or preserving the
charge carriers in the capacitor’s charge well. The second barrier of the charge well is
established by the capacitor’s dielectric.
2.2 Dynamic Random Access Memory
The dynamic random access memory (DRAM), patented in 1968 [1], is one of the
driving forces for the exponentially growing scale integration in microelectronics
since decades, as anticipated by Moore [42]. It took huge benefit from progress
in photolithography and the superior properties of Silicon and its oxide SiO2 and
nitrides SiNx. Another formula for its success is its simple structure, consisting of
only one transistor as a selector device and one capacitor as storage device, the
so-called 1T-1C cell as depicted in Figure 2.5 (a). The information is stored as
charge on the capacitor Cs in binary states.
The write operation follows a simple procedure. The respective cell is addressed
via the transistor’s gate by the word line WL, causing the transistor to establish a
conducting link between the storage element Cs and the bit line BL. On the latter
the information is given in terms of its potential with respect to ground, which
can be VDD or 0V. The plate line PL is on the same potential as Vref = VDD/2.
Hence, the voltage dropping over the capacitor is +VDD/2 in case of a binary ’1’
and −VDD/2 in case of a binary ’0’, respectively. Thereby, the voltage drop over
the storage capacitor is never greater than ±VDD/2, reducing the voltage stress in
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the capacitor’s dielectric by a factor of two. Subsequent to this write operation, the
capacitor is disconnected from the bit line by releasing the word line voltage.
For read operation, the reference voltage Vref is also applied to the bit line as
equalizing signal, charging the bit line capacitance VBL. Afterwards, the transistor
is addressed by the word line and a capacitive voltage divider is formed, consisting
of CBL and Cs. Thus, the charge on both capacitors is redistributed, depending
on the binary state of Cs and the ratio of the two capacitances, as expressed by
Equation (2.10):
VBL =
(
1± Cs
Cs + CBL
)
VDD
2
 + for ’1’− for ’0’ (2.10)
In case of a binary ’1’, the bit line voltage increases due to the additional charge
carriers, in case of a binary ’0’ it is vice versa. The sense amplifier detects this
difference in voltage the bit line is pulled to, consequently switching into the
respective, stable state. As the read operation is of destructive kind, the information
has to be restored afterwards, following the above write operation.
The information stored on the capacitor is not persistent. There exist several
leakage mechanisms in the DRAM cell by which the capacitor discharges with
a certain time constant and thereby loses the stored information. Following the
simplified sketch of the energy barriers in Figure 2.5 (b), only two of the major
mechanisms will be mentioned here. First, the barrier of the transistor, which is
in real cells mainly the drain-source resistance RDS, experiences reduction due to
the onward scaling of the transistor’s dimensions. Most important to note are the
reduction of the channel length as well as smearing effects of the dopant profiles.
However, in this work the transistor will be regarded as a perfect switch without
constraints of any kind. The second and in this work approached mechanism is
the leakage in the capacitor Cs and its numerous reasons, ranging from thermionic
emission over the barrier to tunneling currents through the barrier, from bulk
conduction to interface-determined transport etc.
These leakage mechanisms cause the DRAM cell to lose its information in less
than a second, why this type of memory is called volatile. To preserve the stored
information, the states of each cell have to be refreshed periodically. The actual
International Technology Roadmap for Semiconductors [43] specifies this time to be
below 64ms, implying 15 refresh cycles per second. In case the stored information is
not being used more frequently than every 64ms, the power consumption per cell is
naturally determined by the number of refresh cycles, increasing with every refresh
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cycle. Consequently, the DRAM is inappropriate for long term data storage [5].
For further information about DRAM, the reader is advised to literature [3, 12, 44,
45].
2.3 Resistive Switching
Though current memory technologies gain their greatest success due to their ability
to aggressive scaling, this characteristic may sooner or later cause their end. Leading
concepts like DRAM and flash memory will run into severe problems when entering
the sub 20 nm technology node, as the cell area required for the capacitor in DRAM
and the transistor in flash memory cannot be shrinked any further. One of the
most promising emerging concepts to succeed flash memory is resistance based
memory utilizing the resistive switching effect. Furthermore, this effect comprises
properties enabling the development of a universal memory, covering fast processing,
non-volatility, random access, and even logic features. Additionally, the simple,
capacitor-like cell design consisting only of a planar metal-insulator-metal (MIM)
structure allows for ultimate scaling.
In the following section, the different switching phenomena and modes as well as
the valency change memory effect will be described. Further information can be
found in the respective review articles [46–48].
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Figure 2.6: Classification of the resistive switching effects which are considered for
non-volatile memory applications. [48]
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2.3.1 Classification of Resistive Switching
There are several phenomena of non-volatile resistive switching known so far, which
can be divided into groups depending on the underlying physical mechanisms.
Figure 2.6 distinguishes between various effects ranging from nanomechanical over
chemical redox-related effects to ferroelectric tunneling and classifies them. At first,
the middle part of this listing, which are the redox-related effects, will be further
focused on.
There are three classes involving redox processes in the MIM structures, activated
by temperature and voltage or both. Thermochemical memory effects (TCM)
can be observed in materials which encounter a change of stoichiometry when the
temperature is increased. The change of stoichiometry in these materials, for example
NiO as a promising candidate [49], is directly related to a change of resistance. As
the temperature increase is mainly current-induced, this effect is independent on
the polarity of the voltage. Therefore, it belongs to the unipolar switching effects.
Electrochemical metallization effects (ECM) base on the electrochemical activity
of one of the electrode materials in the MIM structure. When applying a voltage
with the correct polarity, highly mobile cations, e.g. Ag+ or Cu2+, of the active
electrode dissolve into the insulator, following the direction if the electric field. The
insulator then merely acts as an ion-conducting, solid electrolyte with low electron
conductivity. When reaching the inert counter electrode, the ions discharge and
form a highly conductive filament, resulting in an overall low resistance of the
cell. Reversing the voltage polarity causes the filaments to dissolve again, in turn
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Figure 2.7: The two basic operation schemes of resistance switching memory cells. The
I–V curves are recorded for a triangular shaped voltage signal, where cc denotes the
current compliance. Dashed lines indicate that in SET process the voltage at the system
will drop immediately when the cc is in action. Depending on the specific system, the
curves may vary significantly. Redrawn from [48].
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resulting in a high resistance. Thus, the ECM effect belongs to the bipolar switching
effects. The switching mechanisms have been modeled by Menzel [50]. The third of
the redox-related effects relies on valency change (valency change memory effect,
VCM) in specific transition metal oxides and also belongs to the bipolar switching
effects. As this work extensively focuses on this effect, subsection 2.3.2 is concerned
more deeply with this topic.
The two already mentioned basic operation schemes are sketched in Figure 2.7.
If the switching does not depend on the voltage polarity, the system is called
unipolar, as described in Figure 2.7 (a). The SET process occurs at higher voltage
and lower current than the RESET process. When switching into the low resistive
state (LRS), it is important to note the current compliance. It prevents the cell
from directly switching back into the high resistive state (HRS) due to the increased
current. The bipolar switching operation necessitates opposite voltage polarities, as
illustrated in Figure 2.7 (b). In this example, the SET process occurs at positive
voltage, whereas the RESET requires negative voltage. The absolute values of
the voltage do not necessarily need to differ. The dependence on the voltage
polarity implies a certain asymmetry in the cell. In the ECM system mentioned
above, this asymmetry is given by the different electrode materials. For cells with
symmetric design, this asymmetry can also be induced by the often required initial
electroforming procedure [51]. Hence, the bipolar switching can be assumed to
take place at an active electrode, whereas the counter electrode provides an ohmic
contact. For a more comprehensive view, the nonpolar system also has to be
mentioned, which can be both unipolar and bipolar, depending on the operation
conditions [52, 53].
2.3.2 Valency Change Memory
As already mentioned in subsection 2.3.1, the VCM effect belongs to the bipolar
switching effects. Contrary to ECM, the chalcogenide insulator dominates the
switching effect and the electrodes play a secondary role. As an example, the binary
oxide TiO2 in a MIM structure with Pt electrodes can be given [55]. Analogously
to ECM, the movement of ions in the electric field are accounted for the switching
effect. To describe the details of the ion migration and redox processes, STO has
been used as a model system by Waser et al. [48], showing a very similar electronic
structure as TiO2.
As mentioned in subsection 2.1.1, STO crystallizes in a perovskite lattice structure.
Real crystals and also thin films exhibit a large amount of lattice disorders such as
point defects and extended defects. The most important defects are point defects
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Figure 2.8: (a) Schematic cross-section of the accumulation of oxygen vacancies along
lines in the perovskite lattice of SrTiO3. (b) Ab-initio calculated density of states for
oxygen deficient STO. The 3d states of Ti ions become delocalized, inducing a local
metal-insulator-transition. Redrawn from [48, 54].
on all sublattices, i.e. Sr, Ti, and O, the latter illustrated in Figure 2.8 (a). All of
these defects could contribute to an ion migration, causing the resistive switching
effect. However, the mobility of cation vacancies is becoming significant only for
temperatures above 1400K [56, 57], so that they can be assumed as immobile at
moderate temperatures. Consequently, oxygen vacancies, exhibiting a much larger
virtual
cathode
Figure 2.9: Formation of a virtual cathode growing from the cathode in direction of
the electric field during the electroforming procedure. The active region at which the
resistive switching occurs is highlighted by the red ring. Adapted from [48].
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mobility even at room temperature, play the most important role for resistive
switching in STO and transition metal oxides [58]. As oxygen vacancies in STO
act as shallow donors, the semiconducting STO encounters a local metal-insulator-
transition along columns with high concentration of oxygen vacancies, as shown in
Figure 2.8 (b).
Applying this model to thin film resistive switching cells, the formation of a
so-called virtual cathode is postulated, growing from the cathode. Assuming this
virtual cathode to shape during the electroforming procedure and to be highly
oxygen deficient, the active region at which the resistive switching occurs is located
near the anode, as depicted in Figure 2.9. In comparison to single crystals, grain
boundaries of polycrystalline thin films, which are in fact surfaces of single crystals,
exhibit a large amount of defects. It is therefore reasonable to assume a huge
amount of grain boundaries and, hence, grains of small size, to be auspicious for
resistive switching in thin films.
For deeper insight into the complex matter of defect chemistry and semiconductor
physics, the reader is advised to the pertinent, cited literature.

3 Experimental Methods
This chapter focuses on the experimental methods used in this work. First to
mention is the rather delicate preparation of samples with functional layers in
the lower nanometer range. Second to mention and even more important is the
characterization of the morphology and of electrical properties with a wide spectrum
of measurement equipment.
3.1 Sample Preparation
3.1.1 Physical Vapor Deposition
The quite general classification of Physical Vapor Deposition (PVD) can be divided
into two main groups, the evaporation techniques and the plasma-related sputter
deposition. The former are temperature related processes like thermal evaporation
and electron beam evaporation, but also molecular beam epitaxy (MBE) and
pulsed laser deposition (PLD). To the latter belong all kinds of sputter deposition
processes basing on momentum exchange due to particle bombardment, which will
generatorcooling
 system
heater
plasma
substrate
target
vacuum
pump
process
gas
Ar+
Ar+
Figure 3.1: Schematic of a sputter deposition tool, peripheral equipment not shown.
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be explained below. There are also mixed processes such as ion plating, utilizing
both thermal and kinetic processes. In contrast to e.g. chemical vapor deposition
(CVD) methods, the common characteristic of all of the mentioned techniques is the
involvement of solely physical processes [59]. For deeper information about plasma
and sputter technology, the reader is advised to literature [59–66].
Sputtering
The PVD technique almost exclusively applied in this work is sputtering. As
mentioned above, the principle mechanism is the bombardment of a so-called target
with particles to ablate the target’s material. The schematic of a simple sputter
tool is shown in Figure 3.1. The ignition of a non-thermal plasma at low power
necessitates a low pressure, typically in the range from 10−3 to 10−1mbar. Thus,
sputter tools usually consist of high vacuum chambers, equipped with a two-stage
vacuum pumping system. Inside the chamber, target and substrate are mounted
opposite to each other on the same axis at a distance of few millimeters to few
centimeters. Using an appropriate generator, an electric potential is applied to the
target. Depending on the target material and the requested process properties, this
can be DC voltage, pulsed DC voltage at pulse frequencies of up to 100 kHz, RF
voltage at a frequency of 13.56MHz, or pulsed RF voltage. Due to the electric field
between target and grounded substrate, the process gas ignites a plasma. It has
to be mentioned that DC voltage can only be applied to electrically conducting
target materials, otherwise the static charging of the target disrupts the plasma or
prevents it from igniting.
The ignition of a plasma implies several processes, described phenomenologically
in the following. In the electric field between target and substrate, free electrons
are accelerated. Due to the low pressure, their mean free path is relatively large,
resulting in huge kinetic energies. When colliding with gas atoms at sufficiently large
momentum, the atoms become ionized. Electrons and positive ions get separated
because of their different polarity, accelerate likewise and contribute to further
ionization.
Using the example of DC plasma, the electric field causes segmenting of the plasma
in glowing regions and dark spaces. In the immediate vicinity of the cathode, which
in DC processes is the target, the electrons are repelled in direction of the substrate
and, hence, the electron density in this region is accordingly low. Consequently, no
gas atoms become ionized, which is actually the reason for the expression ’dark
space’. The cathode attracts gas ions from the subsequent glowing region, resulting
in acceleration of the ions. The massive impact of gas ions on the target’s surface
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results in collision cascades inside the material. It is assumed that 25% of these
cascades [60] end up at the target’s surface and result in the ablation of target
atoms. Due to this rather low efficiency, the target has to be permanently cooled.
When using RF voltage, the mechanisms become a lot more complex. To
mention only an analog mechanism, the DC self bias is explained here. Due to the
bombardment with ions during the negative half-wave of the alternating voltage,
the target charges positively. In the positive half-wave electrons equalize this
charge. However, the difference in mobility between ions and electrons leads to a
permanent preponderance of negative charge. Naturally, these processes occur at
both electrodes, leading to a so-called DC self-bias voltage, as the substrate holder
and the vacuum chamber, which act as counter electrode, are grounded. The DC
self-bias voltage is primarily causal for the sputter ablation in RF sputter processes.
It can reach values of beyond 500V, depending on the geometry of the chamber,
the target, and the substrate holder as well as applied power and process gas.
Sputter Tool Design
The sputter tool constructed for this work is optimized for the deposition of extremely
thin films with very high quality. In contrast to purchasable sputter tools, this tool
features some essential modifications. Figure 3.2 illustrates the main chamber
with sputter guns and substrate holder. First to mention is the configuration of
the sputter guns. Three tiltable guns are mounted on a ISO-K 160 vacuum flange,
focusing on the substrate holder in a so-called off-axis alignment. Each gun can
carry one target with 1 inch diameter and a maximum thickness of 0.125 inch. The
tilt of all three guns can be controlled from outside the vacuum chamber. Opposite
to the sputter guns, Figure 3.2 shows the latest version of the substrate holder.
The substrate is placed on a 1 inch2 Inconel® plate with a thickness of 1mm, which
is connected to a type K thermocouple, measuring the plate’s temperature. The
ceramic heater below this plate allows for heating the substrate to temperatures
above 700 °C. It consists of a meander-shaped heating element from Kanthal® A,
embedded in Al2O3 casting compound. The whole construction is placed in a silica
cup, partially covered by a silica ring. The cup stands on a polished plate from
stainless steel, which is covered by a thin, reflective Platinum layer on top. The
plate itself is held upon three tubes from stainless steel with a diameter of 1.65mm
and wall thickness of 0.225mm, resulting in very low thermal conductivity. By
this design, the plate’s temperature is kept below 200 °C even for high temperature
processes, avoiding contamination due to thermal evaporation. The two-stage
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Figure 3.2: Cross-section of the main chamber of the constructed sputter tool.
radiation shields further support the concentration of the heating to the very inner
part of the substrate holder.
The heater can be kept on a floating electrical potential because the materials
used are all insulating ceramics or, in case of Inconel®, covered by a protecting
oxide layer. Therefore, a large DC self-bias voltage cannot generate, leading to
sputter ablation only due to the RF voltage. Consequently, the ablation rate and
analogously the deposition rate are relatively low, supporting the deposition of very
thin films. To actually obtain ablation from the target without distinct DC self-bias
voltage, the sputter guns are equipped with permanent magnets, increasing the
plasma density in the immediate vicinity of the target.
The relatively small diameter of each target is another advantage. As mentioned
above, the RF voltage causes ions to hit the target as well as its counter electrode.
However, in the constructed tool the counter electrode is assembled of vacuum
chamber, radiation shields, substrate holder and the substrate itself. Therefore, the
power of the plasma results in a large power density at the target, necessary for the
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ablation of material, and a very low power density at the large counter electrode.
Giving a plasma power of 15W as a reasonable example, the power density at the
target would be approximately 3W/cm2, whereas at the counter electrode it would
be less than 20mW/cm2. Hence, the damage of the deposited film by gas ions, also
called back-sputtering, is clearly reduced. A further contribution to back-sputtering
is the impact of target atoms on the substrate’s surface, inevitable in a sputter
deposition process. First, it can be assumed that the momentum of target atoms
is smaller because of the missing self-bias and, hence, the lower impact energy of
gas ions on the target. Second, and more important, the distance between target
and substrate is chosen relatively large. At process conditions, i.e. a pressure of
≈ 10−2mbar or above, the mean free path of a particle is 1 cm or smaller. The
distance between target and substrate, however, is approximately 8 cm. Most likely,
a huge part of the atom’s momentum will be lost when reaching the substrate.
Co-Sputtering
An additional feature of the constructed tool is the ability for co-sputtering. Albeit
not unique to this tool, this provides the opportunity for tailor-made material
compositions. Therefore, two or three targets of different stoichiometry, for example,
are processed at the same time. The material depositing on the substrate is
accordingly a mixture of the different materials, whereas the ratio mostly depends
on the respective ablation rates, which can be controlled by the respective RF power
in a simple manner. The possibilities range from metal alloying over to change
of dopant concentration as well as ratio gradients of all kinds by ramping the RF
power.
Using single gun sputtering enables the deposition of material sequences in-situ,
i.e. without breaking the vacuum. For the deposition of planary thin film capacitors,
this gives the opportunity to protect the respective films from contamination by
adsorbates. This way of sample preparation was extensively applied in this work,
in most instances using two different metallic targets for the electrodes and one
ceramic target for the functional layer.
3.1.2 Patterning
After depositing sequences of thin films to obtain a planary capacitive structure,
the top electrode layer has to be patterned to form separate capacitors of defined
plate area. This patterning has been performed by means of photolithography and
dry etching, which will be shortly presented in this subsection.
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Photolithography
The lithography method almost solely used in this work is optical lithography.
The structures to obtain by this technique can have a minimum feature size of
approximately 1µm. For reproducibility reasons, the smallest size used was 2µm.
The working principle of optical lithography is the pattern transfer from a pre-
defined mask, usually a plate of silica glass with chromium thin film structures,
into a photosensitive resist. The process flow-chart is shown in Figure 3.3. The
negative process in (a) is used to subsequently deposit a material as an exact copy
of the mask. This is possible due to a negative undercut of the photoresist, allowing
for a lift-off. Therefore, the photoresist is removed by solvent, taking away the
material on its top as well, leaving a hard mask behind, which can be used for
etching processes. When finishing the process flow at this point, this hard mask can
also be used as the entire top electrode, if deposited directly on the functional layer.
However, due to the development of the photoresist involving aggressive solvents,
the functional layer’s surface may suffer from etch damage [67], leading to poorer
material properties. The positive process in (b) is used to form a mask from the
resist, which in turn can be used for etching processes. The resist’s thickness and
film
resist
substrate
mask
light
sourceillumination
control
(a) (b)
Figure 3.3: Cross-sectional process flow-chart for optical lithography. (a) Negative
process with undercut, allowing for lift-off processes. (b) Positive process, fabricating
an exact copy of the mask in the resist. This is used as etch mask to transfer the
pattern into the film. Partially redrawn from [12].
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the film thickness to be etched have to be matched, depending on the selectivity of
the etching process.
For further information, also on advanced lithography techniques not mentioned
here, the reader is advised to literature [68].
Ion Etching
As mentioned above, the patterning of planary deposited thin films demands means
of etching. Due to the very thin films—often below 10 nm—used in this work,
only dry etching belongs to the methods of choice. The principle of dry etching is
shown in Figure 3.4. Dry etching tools work, compared to sputter tools, in an
inverse manner. The substrate can be seen as target, which gets bombarded by
gas ions due to the applied electric field. The pattern of the mask thus transfers
into the substrate. Knowing the selectivity between mask and substrate material
and with accurate choice of the mask’s thickness, the mask material is completely
removed when reaching the desired etch depth. In case of patterning a metallic top
electrode layer with a metallic hard mask of e.g. Pt, a residual mask layer may also
be beneficial for electrical contact. Usually, reactive gases can be applied to support
the etching of the substrate material by chemical reaction and thus enhance the
selectivity of the etch process. For instance, the etching of Si is performed with
gas mixtures containing high amounts of chlorine or fluorine compounds, which
also become ionized or nascent in the plasma and hence are highly corrosive. Many
substrate
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Ar+
Ar+ Ar+
Ar+
Ar+
Ar+
Ar+
functional
layer
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Figure 3.4: Schematic of dry etch processing. The substrate is bombarded by Ar+ ions
and, thus, the surface is gradually ablated. The protective hard mask prevents parts of
the surface to get etched, transferring its pattern into the top layer.
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of the reaction products are gaseous and leave the chamber through the pumping
system. On the other hand, noble metals like Pt and Au as well as the ceramics
used in this work can only be etched sufficiently by solely physical etching with
Ar+ ions. The drawback of this method is the low selectivity and, more important,
the redeposition of the ablated material on the side walls, exemplarily shown in
the zoomed part of Figure 3.4. Etching the top electrode layer, this material is
conductive and may shorten the capacitor. Therefore, an over etching has to be
prevented by all means. In this work, most of the etching processes have been
performed by an ion beam etching tool with a mass spectrometer attached to
the chamber, perpetually detecting the material being etched and thus providing
information for an optimum etch stop.
3.2 Atomic Force Microscopy
The deposition of stacks of material films with a film thickness in the low nm-range
necessitates highly smooth surfaces with roughness in the atomic range, if possible.
Scanning probe microscopy (SPM), invented by the Nobel laureates Binnig and
Rohrer in 1981 [69], is one of the few techniques allowing direct measurements
of such properties. The atomic force microscopy (AFM) [70], one specific SPM
technique, therefore utilizes the interaction between a sharp probe tip placed on a
cantilever with the sample’s surface. The measurement principle of this technique is
illustrated in Figure 3.5. Usually, the displacement of the probe tip is determined
by means of an optical lever, amplifying the vertical cantilever movement onto
a 2-quadrant photodiode. This is performed by focusing a laser beam onto the
reflective backside of the cantilever and guiding it to the photodiode. The ratio
between cantilever length L and distance to the photodiode S then is the lever
amplification, which typically is a factor about one thousand. This allows for
measurements of a tip displacement of the order of 0.01 nm. However, the resolution
is limited by mechanical stability of the measurement setup. A different approach
to measure the cantilever displacement is laser interferometry, which will not be
presented in this work.
When scanning the sample’s surface by moving the cantilever with piezo motors,
a topographical map of the surface can be determined in real space coordinates.
The motors contribute x- and y-coordinates, whereas the cantilever accounts for the
z-coordinate. Moreover, the cantilever displacement is used as a feedback signal to
prevent the surface being damaged by the cantilever tip and vice versa by directly
controlling the z-motor of the setup via a feedback loop.
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Figure 3.5: Measurement principle of atomic force microscopy. The optical lever amplifies
vertical movement of the cantilever due to tip-sample interaction onto a 2-quadrant
photodiode. The displacement is determined by calculating the photocurrent ratio of
the two quadrants. Adapted from [12].
There are various operation modes applying an AFM setup, not restricted to
topographical measurements. For instance, with the Kelvin Probe Force Microscopy
(KPFM), invented in 1991 [71], the work function of the sample’s surface can be
observed on an atomic scale. Furthermore, the friction of a surface can be measured
by using cantilevers with appropriate tip-sample interaction. Additional operation
modes base on magnetic [72], piezoelectric [73], electrostatic, electrochemical [74],
and capacitive interaction, to name only some of them. Below, only the two main
topographical modes will be presented.
In contact mode, the tip is in direct contact and therefore scratches over the
surface like the needle of a record player. As the cantilever is pressed onto the surface
with a predefined, small force, consisting of a normal and a lateral component.
The normal component causes the cantilever to bend, altering the path of the
optical lever, which is then detected by the photodiode. The advantage of this
mode is the direct contact to the surface. By using a conductive tip, e.g. by coating
the cantilever with a Pt layer, this mode opens up analysis methods like local-
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Figure 3.6: Frequency shift in non-contact mode due to van der Waals interaction.
The vibration amplitude drops, depending on the distance between tip and surface.
Q denotes the quality factor. Redrawn from [12].
conductivity measurements (LC-AFM). However, the permanent and possibly harsh
tip-sample interaction causes the tip to blunt, recognizable by decreasing resolution.
In non-contact mode, the cantilever is placed on a piezo stack excited by high
frequency voltage, causing it to vibrate in resonance without touching the sample’s
surface. If the excitation by the piezo stack is kept constant, the resonance frequency
ω0 and the vibration amplitude a(ω), typically around 100 kHz and 1 nm, respectively,
are determined only by the cantilever geometry or, to be more precise, by the spring
constant of the cantilever leaf spring. When approaching the surface, the cantilever
encounters van der Waals interaction potential, causing a shift of the resonance
frequency to smaller values. This interaction increases with decreasing distance d
as a function of 1/d, representing a mean to measure the relative distance between
tip and surface. In non-contact mode, the piezo’s excitation frequency is chosen
slightly above the resonance frequency, as depicted in Figure 3.6. Consequently, a
drop of the vibration amplitude of ∆a occurs, which is detected by the photodiode.
The so-called tapping-mode is very similar to the non-contact mode. The major
difference is the use of the piezo excitation frequency slightly smaller than the
resonance frequency ω0. Consequently, the vibration amplitude increases when the
cantilever approaches the surface, causing the cantilever tip to softly hit the surface
in the last 10-20% of its way. Therefore, the surface and the tip do not suffer from
mechanical wearout, as it is the case in contact-mode. Additionally, high resolution
topography measurements of surfaces under ambient conditions become feasible,
as the thin water meniscus usually establishing between tip and surface [74] does
not interfere with the tapping mode. For atomic resolution, the employment of
advanced SPM equipment with outstanding mechanical as well as thermal stability
is essential [75].
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3.3 X-ray Analysis
3.3.1 X-ray Diffraction
The crystal lattice is a three-dimensional arrangement of atoms, ions or molecules,
where the unit cell, as mentioned for STO in subsection 2.1.1, is referred to as the
smallest repeat unit. Stacking of unit cells in three dimensions constructs the bulk
arrangement of the crystal. The resulting crystallographic planes can be described
by the Miller index notation [76] and typically have distances in the low Å-regime
for inorganic crystals. The measurement of such distances has to be performed by
radiation with wavelengths in the same order of magnitude, i.e. neutrons, electrons,
and x-ray photons. The diffraction of waves was first proposed by Bragg, expressed
by his law
nλ = 2 d sin(θ), (3.1)
which describes the constructive interference of diffracted waves with wavelength
λ, when the phase shift is a multiple (therefore the integer n) of 2pi. The relation
between wavelength, distance of the crystallographic planes d, and the angle θ,
which is the angle between incident beam and the lattice planes, is illustrated
in Figure 3.7. In case of a different distance d between the planes, the angle θ
for constructive interference changes, leading to an interference pattern distinct
for each crystal when scanning the diffracted angles with a suitable detector. In
laboratory equipment, the use of x-rays for crystal analysis is most common due
to the relatively simple generation and handling. Unless otherwise mentioned, Cu
q
d sin(q)
d
Figure 3.7: Bragg’s law of diffraction, illustrated for the case of constructive interference.
The optical path difference for the two depicted crystal planes with distance d is shown
in green.
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kα radiation with a wavelength of 1.5406Å has been used in this work. With this
equipment, different measurement methods are possible, as shortly explained below.
Figure 3.8 highlights the difference between the two presented methods.
(a) (b)
incident
beam optics
diffracted
beam optics
x-ray
tube detector
sample
goniometer
circle
collimatorx-ray
mirror
sample
Figure 3.8: (a) Bragg Brentano method, using focused x-rays in a Bragg geometry.
Tube and detector are rotated on the goniometer circle at equal speed, maintaining
symmetric scan conditions. (b) Grazing incidence method with a parabolic x-ray mirror,
generating a parallel x-ray beam. The tube is kept at a fixed angle with the x-ray beam
grazing the sample surface. The detector analogously rotates on the goniometer circle.
Bragg Brentano Method
In the Bragg Brentano geometry shown in (a) the x-ray beam is focused on the
sample’s surface. Incident and reflected angle are identical relative to the perpen-
dicular when scanning x-ray tube and detector on the goniometer circle. Therefore,
solely crystallographic planes parallel to the surface of even thin films contribute to
the interference pattern, furthermore assuming Bragg’s law is satisfied. In case of
polycrystalline or powder samples, the crystallites or grains are often distributed
and oriented randomly. Consequently, the measured interference pattern includes
all reflexes characteristic for the respective crystal. In thin films, a quantitative
deviation from the characteristic pattern of a crystal, e.g. containing only one inter-
ference maximum, indicates preferred orientation of the grains, which often yields
desired physical properties. The orientation can only be examined by symmetrical
scans. However, very important for the analysis of thin films with this method is the
huge penetration depth of x-rays, exceeding the thin films by far. This is leading
to very large interference patterns from—especially single crystalline—substrates
superimposed to the thin film patterns.
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Grazing Incidence Method
As mentioned above, the penetration depth in the Bragg Brentano geometry is
unfavorable for the analysis of thin films. A simple approach to overcome this
drawback and thus to suppress the substrate’s interference patterns is the grazing
incidence method, as depicted in Figure 3.8 (b). The x-ray beam for this method has
to be parallel, performed by a parabolic x-ray mirror. As an additional advantage,
the mirror features a monochromatising effect, filtering x-rays of undesired wave-
length. The incident beam angle is kept constant at a value close to the so-called
critical angle of total reflection, which mostly depends on the mechanical density.
Hence, the penetration depth is reduced according to this angle. When scanning
the detector on the goniometer circle, it detects interference for lattice planes which
happen to fulfill Bragg’s law. In contrast to the Bragg Brentano method, the planes
parallel to the sample surface cannot contribute to the reflexes. In consequence,
highly oriented samples such as single crystals, neither contribute to the reflexes and
thus are clearly suppressed. Furthermore, the reflexes do not provide information
about the orientation of grains or crystallites. However, as this setup prones to
stray radiation, it necessitates collimating beam optics, performed by the mirror for
the incident beam and an additional plate collimator for the diffracted beam.
3.3.2 X-ray Reflectometry
In contrast to x-ray diffraction (XRD), the analysis with x-ray reflectometry (XRR)
does not necessitate crystalline samples, but allows the determination of thickness,
roughness, and mechanical density of films and film stacks in the sub 100 nm range.
The analysis bases on the optical properties of x-rays, obeying Snellius’ law. As the
layer roughness can be a crucial factor for the measurement accuracy, amorphous and
nanocrystalline films usually show better results than grainy polycrystalline films.
The measurement setup is similar to the Bragg Brentano geometry in Figure 3.8 (a),
however performed with parallel x-ray beam. The beam angles range from direct
beam to ≈ 5 °, depending on the film properties and materials.
The density of the topmost film is determined mainly by the above mentioned
critical angle θc, as first proposed by Kiessig [77]. The complex refractive index for
x-rays is determined by
n = 1− δ + i β, (3.2)
where δ is the dispersion and β is the absorption with both β and δ in the range
from 10−5 to 10−8. Considering Snellius’ law, approximating the cosine for small
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Figure 3.9: Exemplary XRR scan of a 51 nm Ta film deposited on oxidized silicon
substrate. The oxide film with 450 nm thickness does not contribute to the fringe
pattern due to its too large thickness.
angles to cos(θ) ≈ 1 − 0.5 θ2, and neglecting the absorption leads to the relation
between the critical angle, electron density ρe, and electron radius re:
cos(θc) = n ⇒ θc ≈
√
2 δ = λ
√
re ρe
pi
(3.3)
The thickness of the films can be determined by analysis of the so-called Kiessig
fringes [78], caused by interference of x-rays reflected from the different interfaces.
Contrary to optical spectroscopy, the reflexes lead to angle-dependent rather than
frequency-dependent interferences. For a single thin film, these interfaces are the
surface and the interface to the underlying substrate, creating a rather simple
pattern, as shown in Figure 3.9. Considering the optical path differences, the
relation between film thickness d and difference in angle of the fringes (θm+1 − θm)
can be expressed by
d = λ2
1
θm+1 − θm for θm > θc. (3.4)
For multilayer analysis, the surface, each interface between the thin films as well as
the interface to the underlying substrate contribute to the fringe pattern, not allowing
for manual determination of the individual layer thicknesses. Thus, adequate
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software packages were applied for the analysis of multilayer XRR spectra in this
work.
The roughness of thin films causes diffuse reflection at each interface, leading
to an attenuation of the interference pattern. As the x-rays penetrate a complete
multilayer stack, the roughness of every single interface can be determined. Following
the approach of Névot and Croce [79], the roughness expresses itself as variation of
the thickness. However, the roughness values of multilayers achieved by XRR often
prone to inaccuracy, why AFM measurements (see section 3.2) were performed
supplementary.
3.4 Electrical Characterization
Most of the instruments used in this work for electrical characterization are standard
laboratory equipment and will not be explained in detail, but shortly in subsec-
tion 3.4.1. However, some measurements demanded enhanced equipment neither
available in the laboratory nor purchasable. Therefore, a versatile probe station and
preamplifiers for pulsed measurements have been developed, which will be presented
below.
3.4.1 Basic Equipment
For measuring the I-V characteristics of thin film samples, three different devices
were applied. To measure currents down to the single-digit fA range a Keithley
6430 Sub-Femtoamp Remote SourceMeter was used. It is equipped with a remote
preamplifier, allowing for voltage measurements from 200V down to 1µV with an
input resistance of larger than 10PΩ. The current measurement resolution is below
1 fA. The remote preamplifier can also be applied as a source-measurement unit
(SMU), generating voltages from the µV range up to 200V or currents below 10 fA
up to 100mA. However, for accurate measurements of low currents or voltages, the
settling and integration time exceed 100ms.
In case of two or more SMUs necessary for measurements, two different devices
were applied. The Keithley 2636A SourceMeter provides two SMUs with similar
parameters as the 6430, however with a voltmeter input resistance of larger than
100TΩ and not capable of measuring currents below approximately 10 fA. The
HP 4155 Semiconductor Analyzer provides four SMUs with lower measurement
resolution. Furthermore, the SMUs show relatively large current offsets and are
thus not applicable for measurements below 10 pA.
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The impedance measurements were performed using a HP 4284A LCR meter for
discrete frequencies and a HP 4194 Impedance Gain Phase Analyzer for impedance
spectroscopy. For information about the devices’ numerous specifications, the reader
is advised to the manuals and datasheets of the respective device.
3.4.2 Versatile Probe Station
Some of the electrical measurements performed in the scope of this work demanded
both a high degree of thermal and mechanical stability and protection from elec-
tromagnetic noise. For instance, this includes measurements of leakage current
in high permittivity STO in the fA-regime as well as pulsed measurements with
pulse lengths below 100 ns, both at various temperatures. Furthermore, automated
Figure 3.10: Photographs of the constructed probe station, showing the vacuum chamber
design, the microscope with cross table and the substrate holder with three coaxial
probes.
measuring following predefined routines should be feasible, including different meth-
ods of measurements, but also measurements of many similar thin film devices on
one sample, advantageous due to the statistical nature of many of the physical
mechanisms. To meet all of these requirements, a versatile probe station, depicted
in Figure 3.10, has been constructed, allowing for measurements under adjustable
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ambient conditions. For example, the substrate temperature can be adjusted from
−170 °C to +180 °C. The standard atmosphere inside the vacuum chamber is high
vacuum at a pressure of ≈ 10−4mbar and can be reducing or moderately oxidizing
by introduction of respective artificial gas into the chamber via two mass flow
controllers.
A total of four probes with four independently moving motor stacks are integrated
in the chamber. Each motor stack consists of three piezo motors, allowing to hold a
coaxial probe, as in the photograph in Figure 3.10, but also a small circuit board, as
explained in subsection 3.4.3. The movement of each probe is controlled by image
recognition software via a microscope and thus automated. For this reason, the
microscope is mounted on a cross table, allowing for moving its focus over the whole
substrate holder.
The substrate holder is kept on a floating electrical potential. As shown in Fig-
ure 3.10, its surface consists of a AlN-plate, which is a wide bandgap semiconductor
with excellent thermal conductivity in the range of 150Wm−1K−1 and very low
electrical conductance. This design reduces electromagnetic noise to a minimum
while maintaining thermal stability. The substrate holder is mounted on a Cu
shielding plate by eight rods of polyether ether ketone (PEEK), an organic polymer
thermoplastic for ultra-high vacuum conditions, ensuring a maximum of mechanical
stability.
3.4.3 Pulsed Measurements
The measurement of current response on an applied voltage pulse has been performed
by a specifically prepared designed pulsed measurement setup. This included a pulse
generator, for instance a Wavetek 195 Arbitrary Waveform Generator or an Agilent
81110A Pattern Generator, a Tektronix TDS684 oscilloscope and a self-constructed
preamplifier. The principle setup is shown and explained in Figure 3.11. The
pulse generators are able to provide voltage pulses with a maximum height of ± 10V
and a pulse length of min. 5 ns, depending on the respective rise time and the pulse
height. By connecting the generator directly to the 50Ω shunt of the oscilloscope,
the 50Ω termination of the generator is accounted for. The pulse is applied to the
device under test (DUT) via 50Ω lines and a coaxial probe, as shown in Figure 3.10.
The current response of the DUT is then converted into a voltage response by the
subsequent current-voltage-converter, whose circuitry is depicted in Figure 3.12.
The first stage consists of the resistor R1 and the operational amplifier OpAmp1,
working as current-voltage-converter. The operational amplifier is a wideband,
ultra-low noise, voltage feedback amplifier. Depending on the required bandwidth,
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Figure 3.11: Principle setup for pulsed measurements. The waveform generator provides
pulses into the 50Ω line, recorded by one channel of the oscilloscope. The pulse reaches
the sample, dropping its voltage over it. The current response is converted by the
current-voltage-converter to a proportional voltage, recorded by another channel of the
oscilloscope likewise.
the unity-gain stable Texas Instruments OPA656 with 500MHz bandwidth and a
slew rate of 290V/µs (1V step) or one of the TI 84x family op-amps with higher
bandwidth and slew rate, but involving lower stability, have been applied. In case
of instability, an appropriate value for the capacitor C1 can be chosen, reducing
the bandwidth of the circuit to prevent oscillations. The second stage is a simple
OpAmp1
+
−
+
−
OpAmp2
R1
R
C1
R2
C2
Iin
Vout
Figure 3.12: Simplified circuitry of the two-stage current-voltage-converter.
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inverting voltage amplifier with amplification R2/R. The capacitor C2 is used
analogously for stability issues. Consequently, the output voltage can be defined as
Vout = R1 Iin
R2
R
. (3.5)
3.5 Atomic Layer Deposition
Though not applied in the course of this work, atomic layer deposition (ALD)
as one of the most important deposition techniques in nanoelectronics industries
has to be mentioned here [80]. ALD processes are performed in subsequent cycles
with different precursors, which feature a self-limiting reaction with the surface.
This allows for the layer-by-layer growth of ultra thin films, for instance metal
electrodes or oxides. As this growth is not depending on the surface geometry, a
highly uniform layer coverage can be achieved even for deep trenches or stacks
with high aspect ratio. Owing to these advantages, ALD represents the exclusive
deposition technique for DRAM cell capacitors.
3.6 Further Methods
Apart from the experimental methods presented above, the following methods were
performed on some of the samples:
• Scanning/Transmission Electron Microscopy (SEM, STEM)
• X-ray Photoelectron Spectroscopy (XPS)
• X-ray Fluorescence (XRF)
• Energy Dispersive X-ray Spectroscopy (EDX or EDS)

4 Process Development and Structural Analysis
In this chapter, the structural properties of the electrode materials as well as the
functional materials are being analyzed. Therefore, morphology data obtained by
AFM (section 3.2) and x-ray analysis (section 3.3) are presented.
4.1 Electrodes
The electrode materials, though in an idealistic view being only the contact area,
play an important role for the properties of the functional materials. In particular
the bottom electrode represents the basis for further layer growth in thin film
devices. For this reason, especially the surface morphology, but in some cases also
the electrical conductivity of sputter deposited electrode materials is extensively
studied below.
4.1.1 Strontium Ruthenate
Strontium ruthenate (SrRuO3, SRO) is a ternary oxidic electrode material widely
used as an epitaxial electrode in the field of ferroelectrics [81–84]. It crystallizes in
a perovskite structure very similar to STO and BST (compare subsection 2.1.1).
The unit cell is built up like a STO cell, where the Ti4+ ions are replaced by Ru4+
ions, resulting in a slightly larger pseudo-cubic lattice constant of 3.93Å [85–87].
Hence, there is wide experience in epitaxial growth of SRO layers on STO or
LaAlO3 substrates, but apparently less in deposition of polycrystalline or even
nanocrystalline films. However, only non-epitaxial deposition methods allow for
simple integration into the Si-based DRAM processes.
The SRO bottom electrodes have been sputtered from a stoichiometric pressed
powder target directly on oxidized Si wafers, not requiring adhesion layers. The
overall process parameters can be found in appendix A. As an important factor for
deposition processes, the substrate temperature has been varied over a wide range
from room temperature up to 600 °C while keeping the process duration constant.
Due to with the temperature changing deposition rate, this resulted in SRO thin
films with a film thickness between 133 nm for the room temperature process and
96 nm for the 600 °C process. The films’ conductivities have been analyzed using
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Figure 4.1: Conductivity and deposition rate of SRO thin films versus deposition temper-
ature. The conductivity literature value equates a specific resistance of 340µΩ cm [81].
the van der Pauw [88] method. The conductivity values in combination with the
deposition rates are illustrated in Figure 4.1. For calculating the deposition rates
and the conductivity, the depicted film thickness of each film has been determined by
XRR. The deposition rates are very small compared to common sputter deposition
rates, which are in the nm/s range and above. This is due to the fact that the
constructed sputter system is intended to produce ultra thin films, as explained
extensively in subsection 3.1.1. From the Figure it is obvious that deposition of
metallic SRO electrodes necessitates sufficiently high deposition temperature, in
this case of at least ≈ 500 °C. This is in perfect agreement with literature, where
90° off-axis sputter deposition of epitaxial SRO is performed at 680 °C [81].
As mentioned in subsection 3.3.1, the symmetrical Bragg Brentano method gives
information about the orientation of crystallites, whereas the grazing incidence
method detects randomly distributed crystallites. Taking this into account, the
XRD analysis in Figure 4.2 leads to the assumption that crystallization and
possibly also the texture of the deposited SRO films have a huge influence on their
electrical conductivity. Applying the Scherrer method [89] to the obtained XRD
results leads to an estimate of the crystallite’s size in the range from 5 nm to 30 nm,
recognizable by the broad shape of the reflexes.
When used as a bottom electrode, a further important property of thin film elec-
trodes is the surface roughness. With a too large surface roughness, the probability
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Figure 4.2: (a) Bragg Brentano and (b) grazing incidence (incident angle 0.5°) XRD
measurements of the SRO electrodes deposited at displayed temperatures. With increas-
ing deposition temperature, the SRO layers begin to texturize in a (110) orientation.
The peaks in (b) can be assigned to the displayed SRO phases. The asterisk marks an
artifact due to edge effects of the Si substrate. The Si substrate peak is beyond the
angle range, its oxide film is amorphous and thus does not show any reflexes.
of short-circuits in the capacitor structures increases. This includes so-called hillocks,
which are mostly conical pillars of a few nanometers height on the surface of the
electrodes, consisting of electrode material. Figure 4.3 (a) shows a cross-sectional
SEM image of 76 nm SRO deposited at a substrate temperature of 350 °C. Apart
from rather inaccurate information about film thickness, this image does not provide
further information about the morphology or other structural properties of the SRO
layer. As the magnification in this image is already near maximum of the used
SEM system, the analysis with SEM was performed only sporadically in the course
(a) (b)
0.8 nm
0 nm
1x1 µm²
SRO
200 nm
SRO surface
Figure 4.3: (a) Cross-sectional SEM and (b) AFM image of 76 nm SRO deposited at a
substrate temperature of 350 °C.
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of this work. Figure 4.3 (b) depicts an AFM image of an area of 1µm2 picked at
random on the SRO surface. The root mean square (RMS) value of the roughness
was determined to be below 0.15 nm in this area, which is virtually atomically flat.
However, the applied AFM system, working in ambient atmosphere, featuring a
large mechanical loop, and lacking a sufficient damping system, was not able to
reach atomic resolution.
(a) (b)
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0.8 nm
0 nm
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Figure 4.4: (a) AFM image of 113 nm SRO deposited by co-sputtering from one Sr-
rich SRO target and one RuO2 target at a substrate temperature of 500 °C, showing
a roughness RMS of 0.15 nm. (b) AFM image of 96 nm SRO deposited from one
stoichiometric target at 600 °C substrate temperature with a roughness RMS of 0.5 nm.
The surface of SRO layers deposited at higher temperatures is shown in Fig-
ure 4.4. In (a), at a deposition temperature of 500 °C, the surface still shows no
sign of hillocking. The roughness RMS value of 0.15 nm is similar to the electrodes
deposited at lower temperatures. In combination with the results on electrical
conductivity, a deposition temperature of around 500 °C appears to be an optimum
for perfectly applicable electrode. However, with further increased deposition tem-
perature, the roughness RMS value of the SRO layer shown in (b) is increased to
0.5 nm. Again, there are no hillocks emerging on the surface, but the formation of
clusters with slightly larger diameter can be observed. Though these are sufficient
surface properties for many thin film applications, the deposition of ultra thin, i.e.
below 10 nm film thickness, functional films may run into severe difficulties.
As mentioned in the caption of Figure 4.4 (a), this SRO film was prepared by
co-sputtering. By means of this method, the stoichiometry of the SRO layer can
easily be adjusted from highly Sr-rich to highly Ru-rich, as explained in principle in
subsection 3.1.1. In this work, one Sr-rich SRO target with composition Sr1.4Ru0.6O3
and one RuO2 target were applied in addition to a stoichiometric SRO target. For
a series of SRO layers with increasing Ru content, the RF power of the sputter gun
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equipped with SRO target was kept constant, whereas the RF power of the gun with
RuO2 was increased stepwise, furthermore resulting in increasing deposition rate.
Details of the process parameters can be found in appendix A. The stoichiometry
of the films was determined at Technische Universität Darmstadt by XP spectra,
where Sr 3d and Ru 3p intensities at 133 eV and 460 eV binding energy, respectively,
were integrated. Normalization and correction by sensitivity factors were taken into
account. Furthermore, the layers were heat-treated for 30min at approximately
400 °C in 0.25µbar of pure O2 to desorb adsorbates of water and carbon hydrides
from the SRO surface. In this context, the obvious correlation between high Sr
content and thus a thicker adsorbate layer could be observed.
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Figure 4.5: (a) Stoichiometry data as obtained from XP-detail spectra of co-sputtered
SRO layers at 500 °C substrate temperature. The oxygen ratio is calculated by dividing
O concentration by the sum of Ru and Sr concentration. Error bars mark measurement
accuracy. The error bars for the Sr /Ru ratio are smaller than the symbols.
(b) Electrical conductivity of the respective SRO layers measured at room temperature.
The red line represents the expected value for nanocrystalline stoichiometric SRO
deposited at 500 °C.
The results of the XPS analysis are illustrated in Figure 4.5 (a). With increasing
RF power applied to the RuO2 sputter gun, the Sr /Ru ratio decreases as a matter
of course. The displayed oxygen ratio complements the stoichiometry data, showing
that there is no considerable lack of oxygen present in the layers, though deposited
in reducing atmosphere. However, the concentration of oxygen prones to higher
inaccuracy due to the heat treatment mentioned above. Not displayed measurements
of the work function by ultraviolet photoelectron spectroscopy (UPS) resulted in a
value of 5.1 eV, which is in agreement with literature [90, 91]. Figure 4.5 (b) shows
the dependence of electrical conductivity on the RuO2 sputter power and thus on
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the stoichiometry. The red line marks the reference value for stoichiometric SRO
obtained from the analysis in Figure 4.1, underlining the good agreement between
stoichiometry and conductivity data. Figure 4.6 shows further analysis of the
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Figure 4.6: Temperature dependence of the electrical conductivity of (a) SRO and (b)
Pt layers sputter deposited at the displayed temperature. The inset shows insulator-like
temperature dependence of the electrical conductivity of SRO layers deposited at lower
temperatures.
conductivity’s temperature dependence in comparison with a 145 nm Pt thin film
presented in subsection 4.1.2. Assuming a solely linear temperature coefficient, the
value for SRO in (a) would be approximately 4 · 10−4, which is a factor of 3 smaller
compared to values of epitaxial SRO [92, 93]. In the inset of (a), it is important
to note that the temperature coefficients for SRO deposited at temperatures of
350 °C and below do not show metallic behavior. In fact, the conductivity exhibits
thermal activation much more like an insulator. The transport property may be
three-dimensional hopping [92, 94], for example. Most likely, this behavior is due to
not fully formed SRO, implying a mixed phase of good conducting RuO2 on the one
side and the wide bandgap semiconductor SrO [95] on the other. For the Pt layer
in (b), the conductivity is in agreement with literature [96] and the temperature
coefficient of ≈ 3 · 10−3 is very near to values of Pt resistance temperature sensors,
for instance.
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4.1.2 Platinum
For most communities working with ceramics, Platinum is an extensively applied
electrode material. It has very good electrical (see Fig. 4.6) and thermal conductivity,
possesses a very high work function of approximately 5.6 eV [13, 97], exhibits
chemical inertness, and also features excellent catalytic properties. However, for
the use as a bottom electrode in ultra thin film applications, the requirements are
different to some extent, as already mentioned above. It is important to mention
(a) Pt sputtered on SRO (b) Pt sputtered on Ta2O5
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Figure 4.7: Comparison of surface morphology determined by AFM of Pt thin films
sputter deposited on (a) SRO, (b) Ta2O5, and (c) TiO2 as a reference with (d) a Pt
film deposited on STO as top electrode by e-beam evaporation. The roughness RMS of
the layers was calculated to be 0.5 nm on SRO, 0.55 nm on Ta2O5, 1 nm on TiO2, and
0.6 nm by e-beam evaporation, respectively.
that Pt necessitates an adhesion layer when deposited on oxidized silicon wafers, as
used in this work. Therefore, Pt has been sputtered on several appropriate adhesion
layers, each bringing its particular properties about. For comparison of Pt films
sputter deposited on three different adhesion layers with Pt films deposited by
e-beam evaporation, AFM measurement were performed as depicted in Figure 4.7.
The layers shown in (a) and (b) have been prepared by the off-axis sputter tool and
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show superior surface roughness compared to the reference Pt layer in (c), which
is prepared by a commercial sputter tool on a TiO2 adhesion layer. Not displayed
AFM measurements of this TiO2 adhesion layer, which is deposited by the same
tool, lead to the assumption that it is at least not advantageous, if not causal for
the poorer surface morphology of the Pt film. It is interesting to note the difference
in grain size between Pt deposited on a perovskite layer as in (a) and (d) and on a
binary oxide layer as in (b) and (c). Furthermore, the e-beam evaporation method
is not a proper method for deposition of bottom electrodes, as the adhesion on
any layer is very poor due to the relatively low kinetic impact of Pt atoms on the
substrate during deposition. Common to all presented Pt layers is the absence
of large hillocks, which is beneficial or even necessary for ultra thin film devices.
However, compared to the SRO layers in subsection 4.1.1, the surface roughness
is significantly higher. The x-ray diffraction analysis in Figure 4.8 (a) points out
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Figure 4.8: Bragg Brentano XRD measurements of (a) two Pt films with ≈ 15nm
thickness deposited on SRO and Ta2O5, respectively, as well as (b) a Pt sputter target
for reference. The thin films exhibit a clear texture with a preferred (111) orientation,
implying a lattice constant of the cubic cell of approximately 3.92Å. Near to the (111)
reflex, reflectivity fringes can be observed due to the low film thickness especially. The
strong Si substrate reflex features an absorption edge from the applied Ni filter. The
asterisks mark Si substrate artifacts.
the highly textured growth with a preferred (111) orientation of the as-deposited
Pt films on SRO and Ta2O5 adhesion layers. For reference, the XRD analysis of
the applied Pt sputter target is shown in (b), revealing the random distribution
of crystallites with slightly larger lattice constant of 3.93Å in the metallic target
compared to the thin films, giving evidence that the Pt thin films encounter a
compressive strain when deposited on these adhesion layers.
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4.1.3 Further Electrode Materials
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Figure 4.9: AFM and XRD analysis of (a) Ti, (b) Ta, and (c) Ir bottom electrodes of
indicated layer thickness, sputter deposited on oxidized Si wafers.
Titanium
Electrodes from Ti are of interest for semiconductor devices due to their low work
function of approximately 4.3 eV [98] to 4.45 eV [99]. Therefore, low barrier or
quasi ohmic contacts to certain semiconductors such as STO, possessing electron
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affinity of 3.9 eV [100], can be provided without heavy doping, but by few shallow
donors like oxygen vacancies (see subsection 2.3.2). The structural properties of
the Ti electrodes produced by sputter deposition are shown in Figure 4.9 (a).
The AFM image illustrates the excellent surface morphology, comparable with the
SRO electrodes described above. However, the electrical conductivity smaller than
105 S/m is relatively low [101], which may be due to the fact that Ti tends to easily
oxidize. This characteristic gets enforced by the small grain size and, hence, larger
surface porosity.
Tantalum
The Ta electrodes deposited in this work have quite similar properties like the Ti
electrodes, regarding both work function with a value of 4.25 eV [98] and structural
properties, depicted in Figure 4.9 (b). The surface is very smooth, whereas the film
seems to consist of grains with very small size. Applying the Scherrer method [89]
to the obtained XRD results leads to an estimate of the crystallite’s size in the
range from 1nm to 4 nm, recognizable by the very broad shape of the two reflexes.
The electrical conductivity of the films with 1..5 · 105 S/m is about one order of
magnitude smaller than literature values [102], most likely due to the same assumed
reasons as for the Ti electrodes.
Iridium
Iridium electrodes are very interesting for the investigation of oxygen diffusion
through metallic layers, as their behavior as oxygen diffusion barrier has been
studied for their application in ferroelectric memories [103]. Its stability against
oxidation is demonstrated up to 550°C for not too long oxidation times, i.e. < 2h.
Furthermore, the equilibrium solubility of oxygen in Ir is extremely low [104]. Ir does
not necessitate adhesion layers to be deposited on SiO2, simplifying the deposition
of films with low surface roughness, as presented in Figure 4.9 (c). The films feature
a preferred (111) orientation with a peak of moderate height in the Bragg Brentano
scan. The electrical conductivity is with > 1 · 107 S/m very near to literature
value [105].
Ruthenium Dioxide
In this work, pure RuO2 electrodes have not been used for the production of thin
film capacitors. However, the information about deposition of RuO2 complements
the information about the SRO co-sputter process. Figure 4.10 shows the AFM
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Figure 4.10: AFM and XRD analysis of RuO2 bottom electrodes of indicated layer
thickness and deposition temperature, sputter deposited on oxidized Si wafers.
and XRD analysis of RuO2 layers deposited on oxidized Si wafers. The roughness
RMS value for low temperature processes is comparable to SRO, but surprisingly
increases with temperature to values larger than 1 nm at 500°C, for instance. This is
accompanied by an increase of electrical conductivity analogously to SRO. The XRD
patterns illustrate growing peaks with temperature and are related to not-oriented,
powder-like growth, as Bragg Brentano analysis shows no peaks (not displayed).
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Figure 4.11: Overview of the room temperature conductivity of the thin film electrodes
investigated in this work. The color gradient for SRO and RuO2 marks the dependence
on deposition temperature. The conductivity of Ag is indicated for reference.
The room temperature electrical conductivity of the applied electrode materials
is arranged for comparison in Figure 4.11. In summary, the structural properties
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as well as the electrical conductivity of the sputter deposited thin film electrodes
from SRO, Pt, and Ir in this work are excellent. Electrodes from Ti and Ta show
smaller conductivity, but similar or superior morphology compared to the other
investigated electrodes, particularly allowing for further deposition of ultra thin
functional layers on top.
4.2 High Permittivity STO
The investigation of the structural properties of STO as a functional layer in high
permittivity, ultra thin film capacitors proved to be very challenging for several
reasons, of which three are as follows. First, the in-situ processing of the complete
MIM structure prevents the simple analysis of e.g. the STO surface, as it is always
covered by the top electrode. Investigating STO without top electrode instead
however may lead to different material properties due to adsorbates on the surface,
the missing effect of the top electrode on mechanical and electronic properties and
so on. Second, the accurate determination of the respective layer thickness, which
is indispensable to the calculation of permittivity values, exceeds the resolution of
standard imaging systems such as SEM. Third, the quasi lattice match between
SRO and STO complicates the distinction between the two material systems in
XRD analysis.
4.2.1 Thickness Determination
As mentioned above, the thickness determination with direct, standard imaging
methods has proven to be futile. Therefore, the thickness of each layer stack
presented in this work has been investigated by means of XRR (see 3.3.2). As
the layer stacks consist of at least three different thin films, the determination of
the respective film properties has been performed by commercial simulation and
fitting algorithms. An exemplary XRR scan of a SRO-STO-SRO multilayer stack
and the simulated data are illustrated in Figure 4.12. The long duration of the
scan of more than 50 hours provides a very low noise down to intensities of below
100 cps and thus to large angles, which is indispensable for an accurate thickness
determination in the sub-nanometer range. However, the XRR method is averaging
over a comparably large area. To meet this problem, repeated scans of different
regions on the sample have been performed, showing no significant difference.
Furthermore, the capacitance analysis in subsection 5.1, regularly performed at
various sample areas, did not show significant differences of the thickness, provided
that the permittivity does not vary considerably. The density data received by the
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Figure 4.12: XRR scan and the associated simulation of the schematically depicted
multilayer stack, featuring the minimum STO thickness of 4.3 nm for all of the capacitors
deposited in the scope of this work.
XRR simulation was near literature values, the roughness RMS values were—as
expected—slightly higher than the values obtained by AFM (see subsection 3.3.2).
To further substantiate the XRR data, two-dimensional XRR has been performed
using the PETRA III (Positron-Elektron-Tandem-Ring-Anlage) synchrotron source
at the Deutsches Elektronen-Synchrotron (DESY) in Hamburg. The principle of
2d-XRR is illustrated in Figure 4.13 and is very similar to grazing incidence
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Figure 4.13: Two-dimensional XRR scan of a SRO-STO-SRO multilayer stack and the
2d-XRR measurement principle. The STO layer in this stack has a thickness of 16 nm.
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small angle x-ray scattering (GISAXS). Using this method, not only the directly
reflected beam—the specular reflection—is recorded as in standard XRR, but also
the diffusely scattered reflection, as marked by the red arrows in the figure. The
very intense lobe in the middle of the image can be assigned to specular reflection.
Taking only the data from the middle part leads to similar results as from 1d-XRR,
indicated by the dashed line. The uniform two-dimensional Kiessig fringes reveal
a fairly uniform thin film surface, interface, and thickness [106]. In case of a less
ordered layer composition the diffuse scattering would show less and less periodicity,
decreasing to the point of solely exponential decay.
20 nm
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SRO
SRO
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SiO2
Figure 4.14: TEM image at a magnification of 640k of a SRO-STO-SRO multilayer
stack. The STO thickness of 8.6 nm obtained by XRR analysis is in good agreement
with this image.
For verification of the XRR analysis presented above, TEM images of one multi-
layer stack have been prepared at a maximum magnification of 640k, as depicted
in Figure 4.14. The STO layer thickness in this image can be determined to be
between 8 and 9 nm, which is very near to the value of 8.6 nm obtained by XRR
analysis and simulation. In the SRO electrodes palish white dots can be observed,
especially at some distance to the interfaces to SiO2 and STO. Judging from the
size, these may be related to grains and their grain boundaries. Furthermore, the
low roughness of both SRO and STO is supported by this image, though it is hardly
more than a local spot check.
4.2.2 Surface Morphology
Though only to a somewhat lesser extent comparable to in-situ deposited multilayer,
AFM images of STO deposited on SRO and on Pt are shown in Figure 4.15. The
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Figure 4.15: Comparison of surface morphology of STO deposited on (a) SRO and
(b) Pt bottom electrode at a substrate temperature of 550 °C. Roughness RMS values
are for (a) 0.2 nm and for (b) 0.5 nm.
surface roughness of STO on SRO does not differ from the values obtained directly
on the SRO electrode. The most obvious difference is the significantly higher surface
roughness on Pt electrodes, which may be explained by the higher roughness of the
electrode itself, see subsections 4.1.1 and 4.1.2. The height profile of the line scan
in (b) emphasizes the inferior applicability of Pt-STO system for ultra thin film
capacitors. In case of a desired STO thickness of 10 nm, this highly local change
in film thickness is in the range of 25%, very likely leading to electrically weak
spots and, thus, resulting in breakdown. Unlike the SRO-STO system, there is
no evidence for a layer by layer growth obliterating minor changes in the surface
morphology.
4.2.3 Crystal Structure
As mentioned above, the crystal lattice parameters of SRO and STO are almost
matched. On the one hand, this is beneficial for the deposition of the two materials in
multilayer stacks. On the other hand, this makes a discrimination between particular
crystallites with standard laboratory x-ray equipment quasi impossible. However,
the determination of SRO and STO cell dimensions is inevitable for the examination
of lattice strain, which in turn provides important information for electrical analysis.
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Figure 4.16: Grazing incidence XRD of SRO-STO-SRO multilayer stacks deposited
completely at the indicated temperatures. The asterisk marks an artifact due to edge
effects of the Si substrate.
As a first approach, the dependence of crystallization on the deposition temperature
is investigated. Therefore, grazing incidence XRD measurements were performed on
various samples, as given in Figure 4.16. Comparing these XRD spectra with those
of SRO in Figure 4.2 (b), there are only minor differences. The most significant
is the evolving (111) peak, which may lead to the assumption that it is related to
the STO only. However, the SRO top electrode deposited on the STO film can
also contribute to this peak. Hence, the STO layer can either be amorphous, not
contributing to the x-ray analysis at all, or the STO lattice is sufficiently matched
with the SRO lattice. In the latter case, the XRD peaks may consist of double
peaks with marginal difference on the 2 θ-axis, not allowing for discrimination with
laboratory equipment. Furthermore, the grazing incidence method naturally leads
to broader peaks, constraining further investigation. Taking these considerations
into account, only high-resolution Bragg Brentano XRD using a strongly collimated
(i.e. small angular divergence), monochromatic x-ray source with high brilliance
is able to resolve this problem. The high photon flux provided by synchrotron
radiation sources further improves measurements due to the weak scattering of thin
films.
For this reason, Bragg Brentano XRD measurements have been performed at
the High Resolution Powder Diffraction Beamline of the European Synchrotron
Radiation Facility (ESRF). Diffraction measurements of the (110) and the (111)
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Figure 4.17: High resolution XRD of SRO-STO multilayer stacks obtained by synchrotron
radiation with 22.0949 keV photon energy, slightly below the Ru K absorption edge
(22.117 keV). The stacks were deposited at a substrate temperature of 550 °C and only
differ in STO thickness. The asterisks mark peaks from background noise.
reflexes, performed on SRO-STO-SRO multilayer stacks with solely varying STO
layer thickness, are shown in Figure 4.17. It is obvious from these results, that the
growing (110) reflex and partially also the (111) reflex can be assigned to STO for the
most part. Taking the Bragg Brentano measurements of SRO deposited at 550 °C
in Figure 4.2 (a) into account, a texture transfer from SRO to STO presumably
occurs. Furthermore, there is no peak splitting observable in the high-resolution
XRD measurements, indicating highly matched crystal lattices. As a consequence,
though not entirely confirmed, local epitaxy is suggested as the most likely scenario.
From the shape of the reflexes in Figure 4.17 the STO grain size is determined by
the Scherrer method [89] to range from 5nm to 15 nm, marginally enlarging with
increasing film thickness. Lattice strain in the STO may also contribute to the peak
broadening. The probability of a correlation of these reflexes to the SRO electrodes
can be most likely neglected. It could merely be argued that the SRO electrodes are
longer exposed to deposition temperature with increasing STO film thickness, as
the STO deposition rate was kept constant. However, repeated thermal treatments
for hours at temperatures up to 600 °C had no effect on the reflexes. Additionally,
it is important to mention that this fact points out the distinctly larger influence of
deposition temperature in comparison to post thermal treatment.
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4.3 VCM Materials
4.3.1 Strontium Titanate
The STO thin films produced in this work for the analysis of resistive switching
are all deposited at temperatures below crystallization temperature. Hence, the
films do not show distinct diffraction patterns as the STO films prepared for high
permittivity capacitors, but smaller and slightly broader reflexes. The surface
morphology is comparable to those films, likewise. Because of these facts, a more
thorough investigation of structural properties has not been performed.
100 nm
STO
TiN
300 nm
(a)
(b)
STO
STO
250 nm 250 nm
Figure 4.18: (a) Cross-sectional images of the step coverage of STO thin films deposited
on patterned TiN nano-electrodes, belonging to a 1T-1R structure. In the sketch, the
step coverage of the highlighted area is traced. In the upper left image the transistors
of this structure can be seen beneath the TiN-STO layers. (b) Perspective view on a
similar sample covered with STO of a larger film thickness. In the left picture, the
plugs connecting the TiN bottom electrode with the underlying devices are visible.
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However, the step coverage of the deposition processes is of higher importance, as
devices for resistive switching are often based on crossbar electrodes with a certain
bottom electrode structure to be covered. Due to the off-axis configuration of the
sputter tool constructed in this work, the premises for uniform step coverage are
auspicious. Figure 4.18 shows the experimental verification. The cross-sectional
images in (a) illustrate uniformity and step overage of the STO deposition. In
the lower right image, the TiN electrodes consist of columnar structures and can
thus be distinguished from the smoother STO films on top. The uniformity of film
thickness exhibits a certain amount of anisotropy in deposition rate. On top of the
electrodes it settles at 0.4 nm/min, whereas on the side walls it seems to be almost
halved. Covered by a uniformly deposited top electrode, the resulting capacitor will
exhibit a non-uniform electric field distribution. Though posing a problem for many
applications, this is acceptable for resistively switching devices. Figure 4.18 (b)
gives a perspective view on both a cleaved and an intact structure. In the left image,
the covered TiN electrodes and on the underlying semiconductor devices are visible.
The right picture emphasizes the smooth coverage of several adjacent structures.
4.3.2 Tantalum Oxide
The tantalum oxide (TaOx) films prepared in the scope of this work have not been
sputter deposited, but produced by partial oxidation of the Ta bottom electrodes
presented in subsection 4.1.3. The oxidation process has either been performed
inside the sputter vacuum chamber subsequently to the Ta sputter process or inside
an oven in ambient atmosphere. Process parameters are listed in appendix A.
For determination of the oxide growth rate oxidation processes at three different
temperatures with a process duration of ten minutes have been conducted. The
results of the TaOx thickness measurements by means of XRR are plotted in
Figure 4.19. For comparison, the process duration of the oxidation process at
300 °C has been extended to 25 minutes. For best comparability, all four oxidation
processes were performed on the same bottom electrode, which has been quartered
prior to oxidation. Due to the relatively simple reflection patterns of these bilayer
structures, of which only the top layer is of interest, a thorough simulation is not
necessary. From the shift in critical angle, the decrease in density of the top layer
can be observed. For comparison, the approximate critical angles of a pure Ta layer
with 0.51° and of a thick Ta2O5 layer on Ta with 0.34° are marked, according to
their density values. Hence, the surface density gradually decreases with increasing
oxide film thickness as expected. However, it could be argued that this is due to
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Figure 4.19: XRR measurements of Ta-TaOx bilayers oxidized at the indicated temper-
atures. The critical angle θcrit decreases with increasing oxide film thickness.
the small thickness of the oxide films, but to some extent it may also originate in
Ta suboxides present at the surface, which will be further addressed below.
The angular width of the fundamental Kiessig fringes is determined by the
respective thickness of the TaOx layers, whereas the fringes with short width, which
could be described as harmonic waves, are caused by the thick Ta bottom layer.
Comparing the oxide film thickness of layers fabricated at different temperatures
with the reference, whose process duration has been extended, the thermal activation
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Figure 4.20: AFM and XRD analysis of TaOx films of indicated thickness and oxidation
temperature. In addition, the XRD measurement of the Ta electrode before oxidation
(see Figure 4.9 (b)) is depicted for comparison.
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of the oxidation process becomes clear. The forming oxide layer acts as an oxygen
diffusion barrier, obeying Fick’s laws [107], whose diffusion coefficient is temperature
dependent. Hence, the oxide film thickness can easily be controlled by variation of
temperature, rendering a precise process timing unnecessary.
The AFM measurement in Figure 4.20 suggests that there is no change of surface
morphology due to the oxidation process. The roughness RMS of approximately
0.2 nm is similar to the value of Ta electrodes. In the XRD measurements, a small
and very broad reflex of TaOx can be noticed only for 400 °C oxidation temperature,
suggesting a quasi amorphous oxide layer with very small grains. The comparably
smaller Ta peak of the oxidized samples does not originate from the oxide film
blocking the x-rays or from consumption of the Ta layer by oxidation, but is merely
owing to the smaller sample size.
Angle-resolved XPS measurements have been performed to determine the ox-
idation state of the Ta atoms in the TaOx surface. Taking the results in Fig-
ure 4.21 into account, the surface consists of a mixture of all existing Ta subox-
ides [108]. While on the surface the ratio of suboxides is relatively small compared
to Ta2O5, the ratio increases significantly with depth, presumptive gradually up
to the TaOx-Ta interface. At this point it has to be mentioned that Ta suboxides
are metastable in macroscopic dimensions and are not considered as relevant by
certain researchers [109]. Hence, the large ratio of suboxides in these TaOx films
may only be possible due to the fine-grained oxide film, possessing a high amount
40 35 30 25 20 15
Binding energy [eV]
In
te
ns
ity
30°
45°
60°
x-ray angleTa 4f Ta5+
Ta2+Ta4+
Ta0
Ta suboxides
Ta
Ta2O5
SiO2
Figure 4.21: Angle-resolved XPS measurements of 20 nm of TaOx on Ta electrode. The
magnified region shows the ratio of Ta suboxides exhibiting a gradient in the immediate
vicinity of the surface, as illustrated in the layer sketch.
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of boundaries stabilizing the suboxide phases. Furthermore, not displayed in-situ
XPS measurements revealed that the suboxide gradient can be considerably altered
by oxidation and reduction even at moderate substrate temperatures below 600 °C
as well as by electroreduction using a metallic stylus and also by Ar ion bombard-
ment [110]. This fact emphasizes the metastability of the Ta suboxides located in
the TaOx thin films.
5 Ultimately Scaled STO High Permittivity
Capacitors
In this chapter, the capacitance and the leakage mechanisms of the produced ultra
thin film capacitors are presented. These properties represent the most important
parameters for DRAM application and are therefore summarized in a figure of merit
at the end of this chapter.
5.1 Capacitance Analysis
The properties of the permittivity of STO thin films are the crucial factor for
the produced ultra thin film capacitors. As presented in subsection 2.1.2, the
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Figure 5.1: Permittivity of STO thin films with (a) Pt and (b) SRO electrodes. The
measurements were performed at room temperature with an AC small signal of 1 kHz
frequency and 50mV bias voltage. In (a), the thickness dependence of the permittivity
in the Pt-STO system becomes obvious. The deposition temperature was 500 °C and
these samples required a post-annealing procedure at 600 °C in oxygen atmosphere. (b)
emphasizes the dependence on the deposition temperature. In the SRO-STO system,
the permittivity starts to increase already below 350 °C and shows saturation at 550 °C.
The SRO-STO samples did not require a post-annealing procedure.
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permittivity has often been found to have an unfavorable thickness dependence,
modeled by an interfacial passive layer with lower permittivity. As this layer
becomes dominating for ultra thin film capacitors, it can be regarded as the major
drawback for application in DRAM. Figure 5.1 (a) shows the permittivity’s
thickness dependence of STO films with Pt electrodes, which is in principal in
agreement with literature [26, 30], however less pronounced, as will be discussed
below. The field dependence is characteristic for perovskite titanates and well known
since the 1960’s [111]. This can be described by the Landau-Ginzburg-Devonshire
theory of ferroelectrics and non-linear paraelectrics above transition temperature, of
which the latter is the case for STO. It has to be mentioned here that the Pt-STO
capacitors necessitated a post-annealing procedure, in case they were prepared
ex-situ, having the STO exposed to atmosphere. Otherwise, the interface between
STO and top Pt layer exhibited very high leakage, most likely due to adsorbates
causing energy states inside the Pt-STO barrier, making it more penetrable for
charge carriers. This is corroborated by the fact that the interface between STO
and Pt bottom electrode was quasi not affected by the annealing procedure, but
highly insulating as deposited.
Figure 5.1 (b) gives a direct comparison of permittivity in the SRO-STO system.
Furthermore, the dependence on deposition temperature can be directly related to
the crystallization analysis in Figure 4.16. Thus, the crystallization temperature
is significantly below the temperature needed for a subsequent crystallization
of films deposited at lower temperatures, e.g. by chemical solution deposition
(CSD) [112, 113] or atomic layer deposition (ALD). The STO presented here is
nominally undoped, which becomes important in the analysis of different dopants
below. Furthermore and in contrast to the Pt-STO system, the STO layers exhibited
a much larger dielectric strength, allowing for applied electric fields even above
3MV/cm, which has been tested occasionally.
As mentioned in the caption, the measurements have been performed with a small
signal of 1 kHz frequency. Not displayed measurements at higher frequencies showed
a dispersion of permittivity of about 0.3% per decade for the Pt-STO system and
slightly above 1% per decade for the SRO-STO system. This higher value may in
parts also be related to the two orders of magnitude smaller conductivity of SRO.
However, these values are sufficient for DRAM application, where frequencies usually
below 1GHz are used. In Figure 5.2, the influence of different STO dopants in
the SRO-STO system is presented. The results in (a) can directly be compared to
the data in Figure 5.1 (a). In the SRO-STO system there seems to be no obvious
dependence on the film thickness. As mentioned above, the dielectric strength is
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Figure 5.2: Room temperature permittivity of SRO-STO thin films with different dopants,
measured at 1 kHz with 50mV small signal: (a) nominally undoped STO deposited at
550 °C. The two thinnest layers had to be measured at higher frequencies (10-100 kHz)
and with smaller AC small signal (20mV). (b) also shows the deposition temperature
dependence for STO doped with 0.5% Mn for comparison with Figure 5.1 (b). (c) STO
layers with 1% Al doping deposited at 550 °C. (d) Thickness dependence of the inverse
capacitance density of the samples from (a)-(c) and of the Pt system in Figure 5.1 (a),
for comparison.
considerably higher. The film with 4.3 nm STO thickness and the 5.3 nm film, the
thinnest layers of STO presented in this work, had to be measured with a smaller
AC level of only 20mV, owing to the fact that 50mV of small signal equates a
field strength of around 100 kV/cm for these films, causing a weak distortion of
the measurements, as observed in BST thin films [114]. However, the distortion by
small signal level has been tested for other films, but never been an important issue,
as the permittivity is relatively small compared to BST, for example, where it can
exceed a value of 10000, accompanied by a very pronounced field dependence. The
different field-dependence of these ultra thin films, even showing a flattening for the
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4.3 nm film, is possibly related to serial resistances, e.g. the electrodes. The current
due to the DC bias for an applied electric field of 1.5MV/cm exceeds 100µA, thus
leading to a fraction of the field dropping at the electrodes and probe contacts.
The dependence on deposition temperature of STO films with 0.5% Mn doping
in (b) differs from undoped STO in Figure 5.1 (b). There is no saturation visible
already at 470 °C , but further crystallization up to 550 °C can be assumed. This
leads to even higher permittivity values of above 200 for zero field. The same effect
can be observed for 1% Al doping in (c), resulting in a maximum permittivity value
of around 200. Hence, the addition of Mn and Al dopant may support crystal
growth or lead to superior fine structure of thin films. A similar behavior has been
observed in Fe-doped BST [115].
In Figure 5.2 (d), the capacitance densities of the four different material systems
are compared with respect to their STO thickness dependence. The lines represent
linear fits, whose slopes can be assigned to the bulk permittivity, whereas the
intercepts of these lines are related to possibly existing interfacial passive layers,
as explained by the model in subsection 2.1.2. These intercepts settle very near to
zero for the two doped SRO-STO systems, at 0.5 for the undoped SRO-STO, and
at 3.9 for the Pt-STO. Hence, the Pt-STO system is consistent with the passive
layer model, however showing comparably low values [26, 30, 117], as mentioned
above. The obtained values for the SRO-STO systems, however, necessitate further
linear fitting
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Figure 5.3: Inverse capacitance density as function of STO film thickness at varying
temperature. The measurements have been performed on STO samples with 1% Al
doping, as introduced in Figure 5.2 (c). The lines are linear fits of the data points
measured at indicated temperatures. Modified from [116].
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investigation [118]. Therefore, temperature dependent capacitance measurements
have been performed exemplarily on the SRO-STO system with 1% Al doping, as
illustrated in Figure 5.3. The data set for each temperature was linearly fitted,
for which the displayed lines are shown exemplarily. These lines all have y-axis
intercepts near the origin, decreasing with increasing temperature. The intercept at
room temperature of this data set shows a reciprocal capacitance density of about
0.027m2/F. Applying equation (2.5), the maximum of the relation ti/εi can be
determined to 4.25 pm for a temperature of 93K. Arbitrarily assuming an interface
permittivity of εi = 10, the thickness of the interfacial passive layer would be
42.5 pm, far below the physical dimension of a STO unit cell and thus contradicting
the idea of a physical layer, as it does not apply the concept of permittivity. Further
assuming a temperature independent thickness of this layer results in a temperature
dependence of its permittivity εi. To corroborate this assumption, equation (2.5) is
rearranged as proposed in literature [119] to
1
εeff
= 1
εb
+
( 1
εi
− 1
εb
)
ti
t
, (5.1)
allowing for determination of εb via the intercepts of the plot ε−1eff versus t−1. Further
plotting the obtained slopes versus ε−1b then provides values for ε−11 from the slopes
and ti from the intercepts. However, only values for εb could be obtained from
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Figure 5.4: Permittivity and inverse permittivity as function of temperature. For
comparison, the data points were derived from the slopes (εeff) in Figure 5.3 and from
the intercepts (εb) of equation (5.1). The difference in temperature dependence is likely
to have its origin in a temperature dependence of the interface capacitance. Both data
sets follow a Curie–Weiss behavior (solid lines) for temperatures above 200K. Redrawn
from [116].
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these considerations with reasonable accuracy, as the thickness of the interfacial
passive layer is obviously too small compared to the physical film thickness, which is
associated with uncertainty of its own, though accurately determined by XRR. Hence,
this analysis is resulting in too large errors for obtaining acceptable values. The
obtained values for εb as well as for εeff from equation (2.5) are plotted as function of
temperature in Figure 5.4, showing a slight difference in temperature dependence.
This systematic deviation can be explained by the temperature dependence of the
interface’s permittivity, as assumed above.
For completeness of the capacitance analysis, the inverse permittivity is also
plotted in Figure 5.4, revealing a Curie-Weiss behavior for temperatures above
200K, emphasized by the solid lines. The weaker distinctiveness of this behavior
compared to the data in Figure 2.3 may partly originate in the residual, marginal
film thickness dependence, as claimed in literature [117]. However, taking the
insignificant passive layers in the analyzed capacitors into account, origins like
lattice strain or influence by the ceramic fine structure are more likely.
5.2 Leakage Analysis
For the analysis of leakage mechanisms in a dielectric, the composition of the
current response to an applied voltage has to be considered [120]. On the one
hand, there is a polarization contribution, comprising charges stored in the system.
On the other hand, there is the leakage contribution, comprising charges carried
from one electrode to the other. It is therefore of great importance to distinguish
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Figure 5.5: Measuring principle of staircase shaped voltage for determination of the
dielectric current response.
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between these two contributions to determine the correct leakage current for an
analysis of its mechanisms. Measuring leakage current as a function of the applied
voltage or the electric field, respectively, a staircase-shaped voltage signal can be
applied as depicted in Figure 5.5. However, subsequent to each voltage step the
depolarization current has to be measured by short-circuiting the dielectric. As the
fractions of polarization and depolarization current are in absolute values identical
over time, following the same relaxation behavior, the leakage contribution during
the voltage step can be separated. For an even more precise approach a negative
voltage signal of the same absolute value and duration can be applied subsequent to
each positive signal. Thus, the effect of the applied voltage signals on the dielectric
is even lower.
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Figure 5.6: Electrical equivalent circuit of relaxation current, consisting of a high-
frequency capacitance CHF, a distributed RC-line of finite length, and a parallel
leakage conductance G0.
There have been extensive studies on the nature of the relaxation currents during
polarization and depolarization in ceramic thin film capacitors [121–124] obeying
the Curie-von Schweidler law [125]. Therefore, this topic will be discussed only
briefly in this work. For the simulation of current responses in dielectric films an
electrical equivalent circuit has been proposed [120, 126], as illustrated in Figure 5.6.
The contributions of each of the respective elements superpose to the displayed
non-exponential decay, ending up in the leakage contribution of G0. Exemplary
measurements of relaxation currents are given in Figure 5.7. In comparison to
measurements on BST thin films prepared by MOCVD [127], the current density is
about half an order of magnitude lower. Following the author’s discussion of his
results, this reduction can be explained by improved deposition methods as well as
the relatively high deposition temperature. According to the author, the former
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leads to less states in the bandgap, whereas the latter is explained similarly by a
reduction of the density of states at the Fermi level and near the band edges [128].
For more information about relaxation mechanisms, the reader is advised to the
cited literature and textbooks [129].
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Figure 5.7: Relaxation currents measured in STO thin films. In (a), the temperature
dependence of the leakage currents in contrast to the weak thermal activation of depo-
larization currents in this temperature regime becomes obvious. The field dependence
of leakage currents is shown in (b), whereas depolarization does not exhibit significant
field dependence in this regime.
The determination of leakage current of dielectrics applied in DRAM is a key
issue, as leakage currents are one of the most important mechanisms causing
charge loss and, hence, loss of information in the DRAM capacitor, as illustrated
in Figure 2.5. The measured leakage currents of the STO thin film capacitors
analyzed in the previous subsection as function of the applied electric field are
summed up in Figure 5.8. In (a) to (c), the similar thickness dependence for
the respective dopants has to be remarked and is therefore directly compared in
(d). The striking increase in leakage current density—orders of magnitude increase
with few nanometers less thickness—is accompanied by an obvious change in the
curves’ shape, altering from a mixture of field dependencies to a quasi uniform
field dependence. Furthermore, the leakage current increases with decreasing
film thickness for all displayed thickness values. This seems to contradict results
from other researchers [130, 131] on the first sight, but can be explained by the
insignificant interfacial passive or ’dead’ layers, which are assumed to be causal for
the different thickness dependence according to the cited authors. Still, the thickness
dependence of leakage current in STO and also in BST has been controversially
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discussed, where the explanations could be described as increasing with the number
of reports [24, 126, 132–135].
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Figure 5.8: (a)-(c) Leakage current density of various STO thin film capacitors with
the depicted film thickness measured at room temperature. The measurements are
representative for the respective films. In (d), the ultra thin film capacitors of (a)-(c)
are compared directly in one graph.
For application in DRAM, the simple conformance to the leakage requirements
would be sufficient at this point. However, the acquirement of the underlying charge
transport mechanisms is indispensable for understanding the films’ physics and thus
further improvement of the leakage current. Due to the large quantity of different
films and dopants, the following analysis focuses on STO doped with 1% Al. As a
first approach, temperature dependent leakage current measurements of the 16 nm
STO film have been performed, as shown in Figure 5.9. In (a), the so-called
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Figure 5.9: Leakage currents measured at a 16 nm STO capacitor. The obtained data
is plotted (a) in a Poole-Frenkel plot and (b) in an Arrhenius plot. The lines in (a)
emphasize the linearity of the data points for elevated electric fields. The slopes in (b)
provide information about the thermal activation energy of the occurring processes.
Poole-Frenkel plot is given according to the field dependence of the Poole-Frenkel
mechanism [13]
J ∼ E T 2 exp
(
− e02 k T
(
φ−
√
e0E
pi ε0 εopt
))
, (5.2)
where φ is the energy difference between the defect state level and the conduction
band. Hence, the linearity at elevated electric fields leads to the assumption, that
charge carriers are activated from these defect states in the bandgap. To determine
the associated energy barriers, the data is reassembled into the Arrhenius plot in
Figure 5.9 (b). In first approximation, the data can be separated into two different
linear regimes, emphasized by the solid lines. From the lines’ slopes in the right
part of this plot, the energy barrier can be determined to 0.4 eV, which seem to be
related to relatively deep defect states. The slopes in the left part are correlated
with an energy barrier of 1 to 1.1 eV. Thus, thermionic emission seems to play
an important role in the leakage measurements, which is consistent with previous,
extensive works on STO [126, 136] and therefore will not further be investigated for
films with a thickness beyond 10 nm.
As mentioned in the discussion of Figure 5.8 (d), the shape of the leakage
current’s field dependence undergoes a significant change when the STO film
thickness decreases below a value of 12-10 nm for all analyzed SRO-STO systems.
Despite careful preparations and measurements, a more thorough investigation
may be affected by sample variance. For this reason, a thin film sample exhibiting
a considerable thickness gradient has been produced, which would be impossible
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for most deposition techniques. Using the off-axis sputter tool constructed in this
work, the creation of a thickness gradient is however a simple issue. As described
in subsection 3.1.1 and illustrated in Figure 3.2, the sputter guns focus on the
sample in a specific angle. By adjusting the angle in a way that the focus is below
the substrate, a ring-shaped thickness gradient is produced on the sample. A
similar result can be obtained by keeping the focus, but stopping the rotation of
the substrate holder. Thus, the thickness decreases with increasing distance to the
sputter gun. However, due to the thickness gradient, the determination of the local
thickness, which is as a matter of course the most important parameter, becomes
very difficult by means of XRR, as this technique averages over the irradiated area.
At this point, the negligibility of the interfacial passive layers in the 1% Al-doped
STO can be utilized for a relatively exact thickness determination by measuring
the capacitance equivalent thickness (CET) of the capacitors, which is the film
thickness a SiO2 capacitor of identical area would necessitate with its permittivity
value of 3.9 for an equal capacitance and is thus defined by
CET = ε0 εSiO2
A
Cmeas
. (5.3)
In Figure 5.10 the CET-values for the thickness series shown in Figure 5.2 (c) is
therefore depicted for comparison with the CET-values in (c) measured at different
capacitors of the sample with thickness gradient. Assuming a thickness-independent
maximum permittivity value—which would not be allowed for samples possessing
interfacial passive layers—the thickness of each capacitor can be calculated. As a
result, the thickness of this respective sample changes from 7.5 nm to 20 nm over a
distance of approximately 20mm on the sample’s surface, illustrated by the sketch
in Figure 5.10 (b). Though this sketch indicates a thickness variation even for one
single capacitor, this is in reality not an issue, because the top electrodes’ lateral
length is usually below 100µm and the thickness gradient is less than 1 pm per
1µm of lateral length.
The leakage current density of the respective capacitors as function of the applied
electric field is plotted in Figure 5.10 (d). It becomes obvious that the same change
in curve shape occurs in this sample at the very same film thickness compared to
all samples of the thickness series. For a direct comparison, the positive branches of
the three thinner films together with the data from Figure 5.8 (d) are summed up
in the Schottky plot in Figure 5.11 (a). The lines in this plot represent calculated
current densities determined by the Schottky equation [13] for thermionic emission,
where φB is the Schottky barrier, the square root term describes the barrier lowering
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due to image potential, and A** is the effective Richardson constant, depending on
fundamental physical constants, but also on the effective electron mass and other
factors:
J = A∗∗ T 2 exp
(
− e0
k T
(
φB −
√
e0E
4pi ε0 εopt
))
(5.4)
As the constant A** merely represents a constant factor, its value is assumed to
be equal to the Richardson-Dushman constant for thermionic emission from metal
to vacuum, which is approximately 120A cm−2K−2. The assumption of this mean
value can be justified by taking the diffusion model by Schottky [137] and the
thermionic emission model by Bethe [138] into account. In the relevant field and
temperature range A∗∗ differs only by a maximum factor of 3 from the stated value,
(b)(a)
(d)(c)
0 1000−1000 2000−2000 3000−3000
0
0.2
0.4
0.6
0.8
1
Electric field [kV/cm]
C
E
T 
[n
m
]
10.2 nm
12 nm
14 nm
16 nm
6.7 nm
0 1000−1000 2000−2000
Electric field [kV/cm]
C
E
T 
[n
m
]
0
0.2
0.8
0.4
0.6
9 nm
10 nm
7.5 nm
14 nm
20 nm
9 nm
10 nm
7.5 nm
14 nm
20 nm
0 1000−1000 2000−2000 3000−3000
Electric field [kV/cm]
C
ur
re
nt
 d
en
si
ty
 [A
/c
m
2 ]
10−11
10−9
10−7
10−5
10−3
10−1
101
CET = 0.16 nm
→ t = 7.5 nm
CET = 0.4 nm
→ t = 20 nm
SRO
SRO SROSRO
STO
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which is relatively little on a logarithmic scale. Furthermore, the optical permittivity
value of STO εopt = 5.6 has been used for the calculation.
It is most important to note that the field dependence of the leakage current for
the ultra thin films can almost solely be described by this fundamental equation and
inserting literature values for the variables. The determined Schottky barrier heights
φB are plotted as function of the thickness in Figure 5.11 (b). Obviously, the barrier
heights of the analyzed STO systems show a very similar thickness dependence,
only differing by a slight shift. The highly significant effect of a marginal thickness
decrease of 3 nm, for instance, is remarkable. For a further verification of the
thermionic emission temperature dependent measurements have been performed
exemplarily on two of the ultra thin film capacitors, as depicted in Figure 5.12.
In the Schottky plot of the 9 nm STO film, the linearity of the data points is
given for temperatures greater than approximately 260K. Assuming the thermionic
emission dominating the conduction for higher temperatures, different conduction
mechanisms superimpose for the lower temperatures and, hence, the relatively little
thermionic emission. With further decreased STO layer thickness, this behavior
for lower temperatures seems to vanish; all the measured data points in (b) can be
linearly fitted by the Schottky equation. However, the barrier height seems to be
moderately increasing with temperature, as can be seen by the depicted barrier
heights. The relatively pronounced change of slope for increasing temperature may
partly be related to changing field distribution in the dielectric, as it is difficult to
determine the exact width of the depletion layer.
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In Figure 5.13 the thickness dependence of the Schottky barrier is considered
in a modeling approach. In (a), the barrier lowering due to image potential is
illustrated for vacuum and for STO with an optical permittivity of 5.6, as described
by the Schottky effect [137]:
φ(x) = φB − e
2
16 pi ε0 εopt x
− eE x (5.5)
Obviously, the permittivity of STO causes a significant weakening of the Schottky
effect compared to vacuum. By introducing a second interface, the situation becomes
more complex. Within the dielectric, both electrodes now influence the potential
of the electron in a so-called interface-to-interface interaction. This situation has
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Figure 5.12: Temperature dependence of the leakage current in two of the ultra thin
film capacitors with depicted film thickness as function of the electric field and in a
Schottky plot. The data in (b) is fitted using the Schottky equation (5.4) with the
parameters stated in the text.
5.2 Leakage Analysis 73
SRO STO
(a) Schottky: one-sided barrier, fB = 1 eV
864 1020
0
0.2
0.4
0.6
0.8
1.0
x [nm]
(b) Simmons: two-sided barrier, fB = 1 eV
zero
100 kV/cm
500 kV/cm
1 MV/cm
2 MV/cm
electric field
t = 10 nm
t = 7 nm
t = 4 nm
zero field
SRO SROSTO
f B
  [
eV
]
f B
  [
eV
]
x
x
t
864 1020
0
0.2
0.4
0.6
0.8
1.0
x [nm]
E
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lines) barrier of displayed height. (b) Simmons approximation of a two-sided energy
barrier for depicted film thickness. The electric field E is increased for the 4 nm layer
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been described by Simmons for closely spaced parallel metal electrodes [139]. The
potential between the two electrodes can be calculated by his approximation
φ(x) = φ0 − k e
2 ln 2
16 pi ε0 εopt t
· t
2
x (t− x) − eE x (5.6)
where φ0 is the initial barrier and k=1.15 is a correction factor. The resulting
potential is plotted in Figure 5.13 (b) for the displayed electric field, giving rise
to the assumption that in an ideal case the barrier is not sufficiently affected to
explain the barrier reduction found in the electrical measurements. Even for the
STO film thickness of 4 nm, the reduction is only approximately 0.05 eV. According
to equation (5.6), high electric fields further reduce the barrier height, but also
the shape of the barrier changes moderately as shown in the Figure. This leads
74 Ultimately Scaled STO High Permittivity Capacitors
20 nmfence
SRO
SRO
STO
SRO
SRO
STO
Figure 5.14: TEM image of an STO capacitor with a physical layer thickness of 8.6 nm.
The sidewall is not perpendicular to the surface, but inclines at a moderate angle, as
shown in the sketch.
to a reduction of barrier width, which may be accompanied by tunneling current
through the barrier.
As this modeling is solely describing the ideal case, the real barrier height
and shape may as a matter of course be considerably different. Introduction of
the relatively deep defect states identified in Figure 5.9 into the ideal barrier in
Figure 5.13 (b) will further reduce the effective barrier height. In this context,
the contribution of trap-assisted tunneling, cold field emission as first described
by Fowler and Nordheim [140], and possibly other mechanisms would have to be
taken into account as well. However, without further information about the defect
states and density in the ultra thin barriers a more thorough analysis would be too
speculative.
A more substantial reason could be parasitic current paths on the sidewalls of
the produced STO layers, for example due to sidewall deposition during the ion
beam etching illustrated in Figure 3.4. As the distance between the two electrodes
naturally decreases with decreasing STO layer thickness, the fraction of this creepage
current may increase. Therefore, the sidewalls of STO capacitors with 8.6 nm layer
thickness have been investigated by means of TEM. One of the images taken is
shown in Figure 5.14, further elucidated by the sketches. Obviously, the sidewalls
are not perpendicular to the sample surface, but incline at a moderate angle. This
is most likely owing to shadowing effects of the fence above the top electrode, which
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Figure 5.15: (a) XPS measurements performed on the sketched SRO-STO interface
of samples with displayed layer thickness. The results were utilized to provide the
simplified band diagram of the SRO-STO stack in (b), determining the Schottky barrier
to approximately 0.9 eV±0.1 eV.
is in fact a residue from the deposition of the etch mask. This fence blocks parts of
the ion beam, which is focused on the rotating sample in an angle of 45° during
the etch process. Consequently, the distance for creepage current to traverse is
considerably higher than the thickness of the STO layers. Therefore, creepage
current would be an issue in all of the thin film capacitors and not initiate at a
certain thickness. Additionally, the leakage current would then exhibit a significant
area dependence, because the length of the sidewalls scales linearly with capacitor
area. As a consequence, creepage currents are considered not being causal for the
current increase for ultra thin STO films.
The XPS measurements in Figure 5.15 (a) give further evidence for the observed
Schottky barrier transport. The experiments, carried out at TU Darmstadt, have
been performed on the sketched SRO-STO samples with displayed layer thickness.
The measurement procedure is similar to the explanation in reference [141]. It has
to be mentioned here that XPS measurements cover only the top layers of a sample
up to a depth of a few nanometers. Hence, the Ti 2p and the Ru 3d reflexes are
highly correlated to the respective STO layer thickness. For 8 nm of STO layer
thickness the Ru signal vanishes completely, allowing for the assumption of no
further contribution of the SRO to the XPS signal. The energy level of the valence
band WVB was measured to be 2.3 eV below the Fermi level WF. Taking the STO
bandgap of Wg = 3.2 eV into account [100, 142], the energy barrier between Fermi
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level and STO conduction band WCB can be determined to 0.9 eV± 0.1 eV, which
is in very good agreement with the results from electrical measurements. A similar
result is obtained by taking the measured SRO work function of 5.1 eV and subtract
the electron affinity of STO, which is in the range of 3.9 eV to 4.1 eV according
to literature [143]. Furthermore, the obtained barrier height is in agreement with
calculations [144], slightly lower than found by Hikita [145], however similar to
several results of STO on Pt electrodes [132, 146, 147]. Albeit being a good
verification for the electrical measurements of STO above 10 nm film thickness, the
XPS results cannot explain the decrease of the Schottky barrier for ultra thin STO
layers, mostly owing to the SRO electrode’s signal interfering with the STO signal.
The high probability for the conduction being mostly determined by a Schottky
barrier of the measured height is in good agreement with literature [24, 99], per-
formed on multiple different electrodes for clearer evidence. However, this approach
is not possible for the STO layers in this work, as the superior dielectric quality
has only been possible with the applied SRO electrodes. Any change of electrode
system resulted in a severe modification of the dielectric properties, thus inhibiting
a comparison of the respective systems.
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Figure 5.16: (a) Constant voltage stress measurements performed on 12 nm STO thin
films at depicted temperatures. (b) Weibull reliability plot of breakdown time for
depicted stress voltages, measured at 125 °C. The inset shows the extrapolation to
operating lifetime. Modified from [148].
The long-term reliability of the produced STO thin film capacitors, though not in
the scope of this work, is an important issue for the application in DRAM. Therefore,
constant voltage stress measurements have been performed at the NaMLab in
Dresden. The results are summed up in Figure 5.16. In (a), the long-term leakage
current as function of time is shown for different elevated temperatures. Depending
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on the temperature, the dielectric breakdown occurs after relatively short periods of
time, which is also caused by the very high applied electric field of 4.75MV/cm. The
underlying mechanisms have been extensively described in literature [126, 149–154]
and will not be discussed here. However, this breakdown behavior is very similar
to what has been described about the electroforming procedure [155] in resistive
switching cells using STO for the valency change memory effect, as described in
section 2.3. The Weibull plot in Figure 5.16 (b) shows the determined breakdown
times measured at 125 °C at the displayed voltages. The intersection with the x
axis provides the characteristic lifetime parameter t63, which is plotted against the
applied stress voltage in the inset of (b). By extrapolation the operating lifetime of
the STO capacitors was determined to approximately 2.4 · 108 s or 7.5 years. The
details of these calculations are explained in reference [148].
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Figure 5.17: Leakage current versus capacitance equivalent thickness as a figure of merit.
(a) Comparison of the two electrode systems SRO-STO and Pt-STO. (b) Benchmark
of the obtained results by comparing to the results of x) Pawlak et al. [156], using
Ru/RuOx/TiOx/Sr-rich STO/TiN, y) Kim et al. [157], using Ru/RuOx/Al-doped
TiOx/Pt and z) Kwon et al. [158], using Ru/STO/Pt.
As mentioned in the beginning of this section, the capacitance and leakage
properties represent the most important parameters for DRAM application. To
summarize the presented data, Figure 5.17 (a) shows the leakage current at an
applied voltage of 1V and the minimum CET—obtained at zero field—for the
respective samples as a figure of merit. Because of the independence of permittivity
on STO film thickness, the latter is proportional to the CET value for the SRO-
STO samples, allowing for a simple thickness indicator of 10 nm inside the graph.
Additionally, some of the Pt-STO samples’ data is also shown to demonstrate
the superiority of the SRO-STO samples. In (b), the undoped and 1% Al-doped
samples are benchmarked by comparison to results on STO and TiOx from other
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groups. As the CET values taken into account for this plot are the maximum values
of the nonlinear field dependence, the utilizable values are even slightly smaller,
determined by integration over the applied field range. Because of the weaker field
dependence of permittivity in the results of the other groups, the performance gap
between those results and the results from this work should thus be even larger.
5.3 Discussion
The permittivity’s thickness dependence in STO and other titanate perovskite
materials has often been described by modeling the interfacial, passive or ’dead’
layers as one or two serial capacitances in the capacitor’s equivalent circuit. Bereft
of better explanations, they have regularly been misused by researchers as the origin
for not understood effects in high permittivity thin films. To make things worse,
the reasons for their formation are still a subject to conjecture. As mentioned
in subsection 2.1.2, there are numerous models for the explanation of interfacial
passive layers and as many assumptions how their impact can be reduced.
In this work, the approach to prevent passive layer effects was the combination
of several factors. SRO as a perovskite electrode with similar lattice parameters
gave the best known material match with STO. The smooth surface of the layers
provided interfaces of very high quality, whereas the fine structure of the doped STO
seems to be superior for crystallization, inhibiting defect generation and suppressing
of lattice reconstruction at the interface [159]. Utilizing in-situ vacuum processing
of the complete capacitor stack at elevated temperatures, sputter targets of high
purity, and inert process gas prevented contamination of the deposited layers by
adsorbates, which were identified as highly problematic in the Pt-STO system.
Contemplating the nomenclature, the expression ’layer’ already implies the exis-
tence of a physical film causing this effect. Taking the findings in this work into
account, the formation of such a physical film can be considered as preventable,
otherwise the combination of its marginal thickness with the physical concept of
permittivity would be antithetic. Hence, the remaining influences are of intrinsic
nature. As a contribution to the discussion about a finite electronic screening length
in literature, started in the 1960’s by Ku and Ullmann [40], resumed by Black and
Welser in the late 1990’s [29], and continued by Stengel and Spaldin [28], to name
only three articles, it has to be considered that this screening length can hardly
exceed the values of the passive layers which have been discovered in this work.
Therefore, either Black and Welser’s assumption is correct, that the permittivity of
SRO electrodes is relatively high, leading to a larger and more expedient physical
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dimension of the screening length, or its dimensions are nearly negligible. In either
case, the conclusions of the ab-initio calculations by Stengel and Spaldin, stating
that SRO exhibits too large ionic contribution to the screening and, hence, recom-
mending Pt and Au electrodes owing to their shorter electronic screening length are
being turned into their opposites by the results of this work and e.g. of Dittmann
et al. [160] concerning SRO and Pawlak et al. [156, 161] concerning RuOx and thus
should be regarded with great care.
The most reasonable explanation for the insignificant, but still existent dependence
of the permittivity on STO layer thickness is a marginal lattice strain due to the low
mismatch to SRO [162]. This would also explain the weak temperature dependence of
the intersect in Figure 5.3, potentially caused by different thermal expansion of STO
an SRO. A similar effect can be observed in the results of Finstrom et al. [30], who
investigated passive layers in the Pt-STO system. The authors recognized an inverse
effect of the variation of temperature on the passive layers, namely ’growing’ with
temperature, which may be owing to different thermal expansion of Pt. Additionally,
they are depending on the crystal orientation of STO. Though their results are
superimposed by stronger extrinsic passive layers, the same argumentation can
hence be uphold.
The reason for the weaker effect of the lattice mismatch on the thickness dependence
compared to Plonka et al. [27] is assumed to be founded in the grain size. Unlike
epitaxial SRO films, the SRO electrodes produced in this work consist of very small
grains. Hence, the attached STO grains are certainly able to partially strain the
SRO grains, possibly to such an extent that the residual strain in the STO grains is
negligible and thus has only minimal effect on the permittivity.
The subsequent discussion of the leakage current in ultra thin film capacitors has
to be undertaken with the achieved results on permittivity kept in mind. First of all,
the relatively low leakage compared to other groups, as illustrated in Figure 5.17 (b)
may partially be explained by the absence of extrinsic interfacial passive layers.
In thin film capacitors seriously affected by extrinsic passive layers, the electronic
interface between electrode and dielectric consists of a thin film with a permittivity
value below 10, for instance. Consequently, the shape of the barrier as well as
its lowering due to the Schottky effect differs considerably from the ideal form
shown in Figure 5.13 (b), as already indicated by the thin lines in (a) representing
a metal-vacuum contact. The certainly higher amount of crystal defects in systems
without perovskite electrodes further deteriorates the leakage properties.
The effect of the introduced dopants Al and Mn on leakage current is obviously
relatively small, which is in agreement with former investigations [163]. It becomes
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Figure 5.18: Flow charts visualizing the argumentation on strain effects in STO ultra
thin film capacitors.
significant only in the Schottky barrier reduction shown in Figure 5.11 (b), where
this behavior seems to occur already at slightly larger film thickness compared to the
nominally undoped STO. Taking the differences in permittivity shown in Figure 5.2
into account suggests a connection between these properties. The following line
of argument is illustrated by the flow charts in Figure 5.18. As mentioned in
section 5.1, the dopants may act as a stabilizer for the grain growth, allowing
for even larger permittivity values in the range of 200 or above compared to the
nominally undoped STO. The associated strain in the crystal lattice causes only
weak intrinsic passive ’layer’, featuring a moderate temperature dependence, which
manifests in an increasing passive ’layer’ with decreasing temperature, i.e. increasing
strain. On the other hand, this effect would deteriorate the Schottky barrier for
decreasing temperature, founded in the mechanical strain having severe influence
on the electronic structure. Consequently, the discussed phenomena would provide
a conclusive explanation for both the weak temperature dependence of the passive
’layer’ and the Schottky barrier as well as an assumption for the Schottky barrier
decrease in ultra thin STO films.
For the nominally undoped STO, the obviously different strain can be considered
as leading to slightly lower permittivity values, but on the other hand a deferred
decrease in Schottky barrier height to thinner films. The described behavior is
ought to get more pronounced with shrinking STO film thickness due to the smaller
STO grains, which is in agreement with the results in Figure 5.11 (b).
A different approach to explain the barrier lowering is to take impurities on the
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electrode side into account [164]. The authors report to strongly modify the Schottky
junction between STO and Mn-doped SRO by varying the doping concentration.
Interesting to note is the very similar shape of the I-V -characteristics measured be
the authors compared to the results presented in Figure 5.12.
Finally, the role of defect states possibly located inside the forbidden band, which
were not accessible by the performed examinations, is not clarified. Hence, the
barrier may become penetrable at lower energy levels, only appearing to decrease
with shrinking STO films.
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The transfer of the findings to application of STO in DRAM can be performed
by simply comparing the critical values of CET and leakage with the required
parameters in the ITRS [43], of which an excerpt is given in Figure 5.19. It should
first be noted that STO, BST, and TiOx as well as SRO are considered exclusively
as dielectrics and bottom electrode, respectively, for technology nodes from 2020
onward.
It becomes obvious that the capacitors’ properties presented in this work would
comply with or even exceed the requirements up to the year 2020 regarding equivalent
thickness teq or CET and physical film thickness tphys for the capacitor voltage Vcap.
There are however two drawbacks, of which the first is a principal one. The sputter
deposition technique is unable to deposit 3d structures with a uniform film thickness
as required for DRAM capacitors. The second drawback is the too high leakage
current for the required physical film thickness, for the most part originated in the
decrease of Schottky barrier height for ultra thin film capacitors.
82 Ultimately Scaled STO High Permittivity Capacitors
There seem to be ways to overcome this latter drawback by engineering. For
example, if a simple stack consisting of two electrodes and a dielectric is not sufficient,
an additional layer can be added for a double-layer dielectric, allowing for better
leakage properties. With a sufficiently high permittivity a deliberate interface layer,
e.g. for improving the barrier height, can be afforded. Hence, a larger bandgap
semiconductor with moderate permittivity like Ta2O5 or ZrO2 would be a promising
candidate. As a matter of course, the dielectric properties of the STO layer must
not be changed by this additional layer. A similar approach has been conducted by
Pawlak et al. [161] by adding a TiOx layer, however resulting in a single, intermixed
film after annealing the double layer.
Unfortunately, there is another obstacle which cannot easily be overcome. The
sketch in Figure 5.19 points out the dimensions of the feature size F , the physical
dielectric film thickness tphys and the top electrode thickness tel in this back-to-back
cell design. Now assuming a feature size of 18 nm, the dielectric film thickness
would be 6.2 nm, leaving less than 12 nm for the top electrode in the final deposition
step. Taking the cell’s aspect ratio A/R into account, the gap is very difficult to be
filled with the atomic layer deposition technique. In case of 11 nm feature size, the
space for the top electrode would shrink to 2 nm and filling it can be considered
impossible with any known deposition technique. In the end, the dielectric film
thickness would have to shrink even further than predicted by the ITRS, which is
connected with even larger problems, or the scaling of DRAM will then hit the end
of the road.
6 Valency Change Mechanism in STO and TaOx
Thin Films
In this chapter, the valency change mechanism (VCM) will be described using thin
film capacitors from STO as well as from the binary tantalum oxide (TaOx) for
comparison. After a qualitative comparison of the material systems, the electroform-
ing process will be discussed, followed by the description and analysis of resistive
switching.
6.1 Electroforming and Resistive Switching
Both material systems show stable bipolar switching behavior, illustrated by the
exemplary I-V -sweeps in Figure 6.1 (a) and (b). The STO in (a) differs consid-
erably from the high permittivity STO (see subsection 4.3.1). As mentioned in
subsection 2.3.2, an electroforming procedure (short: forming) is usually required
prior to the resistive switching, marked by step ’0’ in the graphs. In this procedure,
the two material systems differ in voltage polarity. Where STO necessitates positive
voltage and electroforms into the HRS, the situation is vice versa for TaOx. The
rather extraordinary forming process for STO is extensively described by Waser et
al. [48] and Menke et al. [155, 165], whereas the forming in TaOx is believed to be
more an initial SET process [166–169], not significantly differing from subsequent
set processes. Forming in the SRO-STO high permittivity capacitors is only possible
by applying relatively high voltage for a long period of time, which is very similar
to the reliability measurement procedure presented in Figure 5.16 (a) and ends up
in the LRS. It is therefore not possible to be shown in (c). However, the creation of
switchable filaments as described in the Fundamentals 2.3 only occured scarcely
in this material system, though implementing an active current compliance to
limit the forming current and despite adding a series resistor to the capacitor for
immediate voltage drop over the capacitor after forming. Irrespective of all efforts
made to reset, almost all of the formed capacitors remained in the LRS afterwards.
Figure 6.1 (c) gives two of the best examples of bipolar switching in these cells,
which however appeared to be very unstable with an endurance of only few cycles
for all devices. Furthermore, the resistance states did not take stable values, but
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Figure 6.1: (a)-(c) Exemplary overview of resistive switching in the depicted material
systems with the respective electrodes measured by triangular shaped voltage signals.
(d) Direct comparison of the two systems which become more thoroughly analyzed
below, accentuating the different forming procedure. The numbers label the forming
process (0) as well as the subsequent set (1) and reset (2) for STO and reset (1) and
set (2) for TaOx, respectively. The voltage is applied to the top electrode with the
bottom electrode grounded, the slew rate usually is in the range of volts per second.
scattered randomly with almost every cycle. For these reasons, the high permittivity
STO capacitors will not be further analyzed in terms of resistive switching.
The comparison of the two material systems in (d) shows the similar switching
behavior despite the relatively different materials used. Apart from the slightly
higher HRS/LRS ratio for the TaOx, there is a small difference in the LRS linearity.
Whereas the LRS in TaOx appears almost ohmic, STO features a more nonlinear
LRS, becoming more apparent in (a). The different phases in STO and TaOx
establishing the conducting filament could be the reason for this difference. In STO,
these phases are found to be semiconducting and very similar to the substoichiometric
Magnéli phases observed in TiO2 [75, 170]. In TaOx the metallic Ta and TaO phases
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Figure 6.2: Dependence of the room temperature forming voltage in STO thin films on
electrode area (a) and on STO thickness (b). The solid line in (b) is a linear fit of the
mean values at the respective film thickness.
establish the conductive region, originating the linear I-V -characteristics [109, 166,
171]. Furthermore, it becomes obvious that by forming the thin film devices undergo
an irreversible change, as the HRS is mostly orders of magnitude lower in resistance
than the pristine state, often featuring a slightly different I-V -characteristic as
well. Thus, the pristine state cannot be restored by subsequent resetting. A more
thorough investigation of the switching and the resistance states is given below (see
page 89ff.).
As mentioned above, the investigated material systems significantly differ in their
forming process. Usually, the forming voltage is considerably higher than the set
voltage. This fact may be detrimental for future application of resistive switching
in memory devices. Hence, the dependence of forming voltage on parameters like
electrode area or thickness of the dielectric would provide important information.
As the forming is believed to take place at certain defects in the material, the defect
density should have a huge impact on this process. Therefore, a multitude of forming
processes have been performed on a variety of different samples. Figure 6.2 (a)
shows the clear dependence of the forming voltage on the top electrode’s area.
The larger the top electrode area, the smaller the mean value of the forming
voltage, which is mostly due to lower deviation. Assuming different types of defects
each with its particular areal density, which electroform favorably at respective
voltages, it becomes obvious that the areal density of defects which form at low
voltages is relatively low. For instance, when forming a squarish capacitor with
one millimeter edge length, thus an area of 106 µm2, there is always at least one of
these favorable defects. However, when forming a capacitor with an edge length
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of 25µm or an area of 625µm2, respectively, the probability of a ’low voltage
defect’ being located under these much smaller electrodes seems to be significantly
lower. A very similar behavior has been found for example in HfO2 nano capacitors,
where this considerable increase of forming voltage with decreasing electrode area
was attributed to crystallinity of the investigated thin films, exhibiting a different
and lower amount of weak spots with higher leakage along the grain boundaries
than quasi-amorphous HfO2 films [172]. Concerning future application of resistive
switching in memory devices with cell areas of only few nm2, this relation may lead
to a design rule for resistive switching materials, necessitating a sufficient amount
of favorable defects and thus nanocrystalline or even quasi-amorphous films.
In Figure 6.2 (b) the thickness dependence of the forming voltage is given for STO
film thickness from 5 nm up to 45 nm. It can be assumed that with increasing STO
film thickness the areal defect density also increases. At first glance, the slightly
increasing forming voltage would contradict this assumption. If however taking
the applied electric field instead of the voltage into consideration, the thickness
dependence perfectly agrees with the assumption above. The mean value of the
applied electric field is approximately 5MV/cm for 5 nm STO and 1.1MV/cm for
45 nm STO film thickness. Hence, the dielectric film thickness seems to be an
important factor for the forming process as well.
0 50 100 150 200 250
E
le
ct
ro
fo
rm
in
g 
vo
lta
ge
 [V
]
0
5
10
Temperature, T [°C]
43 3.52 2.51.5
1000 / T [1/K]
(b)(a)
E
le
ct
ro
fo
rm
in
g 
vo
lta
ge
 [V
]
1
5
10
t = 45 nm
A = 104 mm2
A = 104 mm2
t = 45 nm
t = 15 nm
Figure 6.3: Dependence of the electroforming voltage on substrate temperature. (a) Mul-
tiple measurements performed on squarish capacitors with 100µm edge length and
45 nm STO film thickness at displayed temperature. (b) Arrhenius plot of the data
points given in (a) in comparison to the forming voltage measured at STO film thickness
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The dependence of the forming voltage of STO capacitors with 45 nm film
thickness on temperature is depicted in Figure 6.3 (a). The significant decrease of
the voltage distribution with increasing temperature strongly suggests a distinct
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thermal activation of the forming process. Thus, the obtained data are compared
with those of 15 nm STO capacitors in the Arrhenius plot in (b), where both data
sets can be linearly fitted. As the voltage represents only an indirect measure of
the rather local electroforming process, it is not possible to determine an activation
energy from the slopes in this plot. However, the relative comparison of the two
linear fits exhibits nearly a factor of two higher thermal activation for the 45 nm
STO film. Apparently, with increasing STO thickness, the favorable defects feature
energetically deeper states in the bandgap and thus necessitate higher thermal
activation, however for an unknown reason. It is also possible that at a certain
film thickness more than one defect is required for the forming process, providing a
thermally activated percolation path for the charge carriers.
To this point it already becomes clear that electroforming is a highly stochastic
process, very much depending on the number and energetic depth of defects in the
dielectric. To further investigate the stochastic nature of the forming and to further
evaluate feasibility aspects for future memory devices the forming of STO has been
performed by short voltage pulses as shown in Figure 6.4. Very similar to the
results from Figure 6.2 (a), the area dependence becomes obvious for both applied
pulse heights. For a pulse height of 5V and a pulse length of 1ms the capacitors
with smaller area hardly formed. Therefore, the forming with even shorter pulses
has not been performed for this voltage. It is furthermore important to note that
even with a pulse length of 10 s, only few of the small capacitors formed, but almost
all of the large ones. This behavior is very similar for a pulse height of 10V shown
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in (b), however shifted to shorter pulse lengths. However, the tremendous impact of
the capacitors’ area is emphasized, as the forming of capacitors with 100µm edge
length with 100 ns long voltage pulses shows about the same probability like the by
a factor 16 smaller capacitors with 25µm edge length and 106 times longer pulses.
It could be argued that the relatively large capacitance of all investigated samples
could be a reason for the suppressed forming with very short voltage pulses due
to higher capacitive current. This effect should however attenuate with decreasing
electrode area and the corresponding RC times would only change by a maximum
factor of 16, for instance.
Comparing the results with the forming voltage in Figure 6.2 (b), it is surprising
that none of the investigated samples with a film thickness of 45 nm necessitated 10V
for forming. This discrepancy can be explained by the accumulative effect of forming
by a triangular shaped voltage signal, where forming occurs after a relatively long
period of time—in the majority of cases a few seconds—under linearly increasing
voltage stress. By repeated pulsing with identical pulse height, the same effect can
be observed, which could not be accounted for in Figure 6.4.
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Subsequent to this extensive investigation of the forming process in STO, Fig-
ure 6.5 shows the dependence of forming voltage on electrode area and thickness of
the dielectric in TaOx capacitors. Though the film thickness is slightly smaller, the
results can be directly compared with the 10 nm STO capacitors in Figure 6.2. It
becomes clear that forming in TaOx necessitates considerably lower voltages and also
seems to feature a less dependence on the electrode’s area. According to Govoreanu
et al. [172], these results can be explained by a lower degree of crystallinity, as
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mentioned above. As a matter of fact, the prepared TaOx samples exhibit much
broader reflexes in x-ray diffraction measurements compared to the low permittivity
STO films, as shown in Figure 4.20. The x-ray reflexes of the samples investigated
in Figure 6.5 show even less intensity vanishing into background noise, owing to the
lower oxidation temperature of 300 °C. Still, there is a distinct dependence on TaOx
film thickness. Analogously to the investigated STO capacitors, this may mostly
be related to the corresponding electric field becoming higher with decreasing film
thickness. On the other hand, the thickness of TaOx is controlled by the oxidation
temperature and duration. Therefore, with increasing layer thickness the oxygen
gradient inside the film may become more important for the characteristic. However,
due to the considerably lower deviations in TaOx samples and the assumption,
that the principle mechanisms are nearly identical in both material systems, a
more thorough investigation of the electroforming process in TaOx has not been
conducted.
The resistive switching in STO thin films has already been investigated exten-
sively [173, 174]. Furthermore, several models exist to describe the valency change
switching process in complex and binary oxides [175–179]. In the investigated
STO samples, only the filamentary switching type has been observed, taking place
at local spots. As the pristine state shows orders of magnitude higher resistance
(see Figure 6.1 (d)), the measured I-V -characteristic is assumed to be determined
solely by the local filament. Figure 6.6 (a) shows the temperature dependence of
these I-V -characteristics. The LRS has been approximated by a linear fit, which is
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possible without large errors especially for higher temperatures. The conductance
of the HRS has been linearly fitted for higher voltage, as shown by the dashed lines.
Due to the nonlinear conduction mechanism, the obtained values represent only
differential conductances. Both datasets have been plotted against temperature in
(b), revealing a distinct positive temperature coefficient of both states. On the one
hand, this may directly be related to the conductance of the phases located at the
filament, which would then be semiconducting for both states. On the other hand,
the switching at elevated temperatures may create different states due to thermal
activation. For instance, the higher LRS conductance of the sample switched at
225 °C could be owing to an increased diameter of the filament. Hence, a more
metallic phase in the filament may be possible nonetheless. It is however difficult to
obtain reliable conductance measurements at such elevated temperatures, because
the voltage necessary for measurement may already change the conductance. For
this reason, a thorough investigation of the conduction mechanisms at different tem-
peratures as performed for the high permittivity capacitors has not been conducted
for the VCM materials.
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Figure 6.7: Temperature dependence of the measured I-V -characteristics in TaOx. The
pristine state measurements have been performed on different capacitors in each case,
whereas the switching characteristics are derived solely from one capacitor, beginning
at 50 °C, heating up to 125 °C and ending at 25 °C after cooling down.
The temperature dependence of the measured I-V -characteristics in TaOx is
illustrated in Figure 6.7. Similar to the measurements in Figure 6.6, the plotted
characteristics have been measured at the displayed temperature, but in this case
on the same capacitor for each temperature. Analogous to STO, both states
show positive temperature coefficients of their conductance, which would seemingly
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contradict the metallic phases assumed to evoke in the LRS. Taking a closer look
at the set process solves this apparent contradiction. For instance, the set process
for the measurement at 85 °C occurs at a voltage of nearly 1V and ends up at a
current of roughly 2mA. Due to the triangular voltage signal, the voltage is further
increased and leads to continuosly decreasing resistance. When sweeping the voltage
back to zero, the current at the set voltage has already increased by roughly a
factor of two. This behavior further corroborates the argumentation that a precise
determination of conduction mechanisms is very difficult to accomplish.
It is furthermore very important to note that the HRS is permanently changed due
to the switching at high temperatures. When cooling down to room temperature,
the HRS in this case has increased by more than an order of magnitude, which
(a) exemplary I-V-sweeps
(c) resistance states
(b) switching voltage
(d) voltage statistics
C
ur
re
nt
Vo
lta
ge
 [V
]
R
es
is
ta
nc
e 
[W
]
102
103
104
105
106
107
Cycle number
0 21 3 4 5−4 −2−3 −1
Voltage [V]
2500 5000 7500 100000
Cycle number
30 40 500 10 20
Count [%]
Vo
lta
ge
 [V
]
−4
−2
0
2
4
Ta
TaOx
Pt
2500 5000 7500 100000
−2
−1
−1.5
2
2.5
3
t = 7 nm
t = 9 nm
t = 11 nm
A = 104 mm2
t = 7 nm V = −0.1 V t = 7 nm
Figure 6.8: Switching endurance in TaOx films with depicted thickness. Exemplary
I-V -sweeps are given in (a), with several randomly picked curves from more than
104 repeats for each thickness superimposed. The curves have been scaled for better
comparability. (b) Set and reset voltages for every 20th cycle of the respective film
thickness. (c) Resistance states of the thinnest investigated sample, measured at −0.1V.
(d) Set and reset voltage statistics of the thinnest sample.
92 Valency Change Mechanism in STO and TaOx Thin Films
exceeds normally occurring variations. This behavior has also been observed in
numerous other measurements by triangular voltage sweeps at elevated temperatures
as well as in constant voltage stress measurements even at room temperature.
Taking a closer look at the highly nonlinear pristine state in Figure 6.7, it appears
that parts of the I-V -characteristics for positive voltage are highly dominated by
areal conduction of the unformed part of the capacitor, which naturally covers
almost the whole electrode area and stays therefore quasi unchanged. In this case, it
begins to dominate the HRS for voltages larger than about 2V. The areal conduction
is further corroborated by the pristine state measured at room temperature, which
points out that the areal fraction of the I-V -characteristic measured at room
temperature after cooling down does show the expected decrease in current, whereas
the fraction presumably dominated by filamentary conduction remains altered by
the high temperature sweeps, as discussed above.
The outstanding switching endurance of TaOx thin films reported in litera-
ture [166, 167] can already be anticipated by the measurements shown in Fig-
ure 6.8. Though by this slow voltage sweep method it is not possible to show 1012
repetitions as in literature, it implies a far greater stress for the thin films and is
thus a different demonstration of the switching endurance. The greater stress of
the sweep method can be educed from the difference in forming voltage presented
above for pulsed forming and forming by triangular voltage signal, for instance.
The areal fraction caused by the unformed part of the capacitor is obviously depend-
ing on TaOx thickness. This presumably originates to a large extent in the field
dependence of this highly nonlinear conduction mechanism, which may comprise
trap-assisted tunneling as well as field emission, for example. In any case, the areal
fraction features considerably less variations than the local filament and is therefore
a reliable measure to locate the transition between areal and local conduction.
For negative voltages, only the local conduction of the filament dominates the
I-V -characteristics. This is not only recognizable by the higher variations, but
particularly owing to the fact that the forming characteristic represents areal con-
duction, which is usually orders of magnitude lower than the filamentary conduction
(see Figure 6.1).
The set and reset voltages of the three long-term measurements are plotted in
Figure 6.8 (b). The stability of resistive switching in TaOx devices can be deduced
first and foremost from this graph. Where not perfectly stable resistance states
are tolerable to a certain extent, reliable set and reset processes are inevitable for
memory applications. Thus, the statistics on set and reset voltage are given in
(d), further emphasizing the stable switching process in this case of the 7 nm TaOx
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sample. Almost all set and reset voltages are located in voltage windows of about
250mV.
Figure 6.8 (c) illustrates the resistance states for the 7 nm TaOx sample. Very
similar to the voltages, the states take very stable resistance values throughout
the performed repetitions. The reason for the distinctly more stable LRS in
comparison to the HRS may be due to the avalanche-like set process, creating
a stable filament of relatively low resistance. Thus, minor changes do not cause
significant change in resistance. However, in the HRS only few minor differences
such as partially incomplete reoxidation of the metallic Ta and TaO phases may
cause major differences in resistance. In the long term, this could also imply a
possible failure mechanism, as found by Lee et al. [166].
Revisiting the dependence of the set and reset voltage on TaOx film thickness,
the thickness presumably has a major influence on the switching process. This can
naturally be understood by the higher electric field for decreasing film thickness
and is very likely the only reason for the thickness dependence in Figure 6.8.
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However, the set and reset voltage can also be modulated by carefully altering the
I-V -sweep procedure, presented in Figure 6.9 (a). In this procedure, the maximum
and minimum voltage of the triangular sweep are successively reduced, as shown
by the arrows. Owing to the I-V -characteristic, this is comparable to an active
current compliance, which was however less effective in this case. Consequently,
before considering the set and reset voltage depending solely on sample parameters
like the film thickness, this behavior should also be taken into account.
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After achieving stable set and reset voltages, repeated I-V -sweeping is possible
with the reduced voltages for hundreds of repetitions. It is furthermore interesting
to note the small deviations between the particular curves in (b) possibly originating
in the reduced current flow as well as the small HRS/LRS ratio of less than 10.
Compared to switching with unscaled voltages, where the ratio is often dropping
after few repetitions due to gradually convergence of both states, which has similarly
been reported in literature [180], the ratio in this case appears more stable. However,
for more precise evidence a comprehensive study is necessary, probably observing
the ratio drop merely after more repetitions.
Subsequent to the extensive investigation of resistive switching in the Pt-TaOx-Ta
and Pt-STO-Ti systems, Figure 6.10 shows basic information obtained by a study
regarding exchange of electrode materials. Naturally, in the TaOx system only
the top electrode has been exchanged due to the preparation via Ta oxidation. If
the bottom electrode was exchanged as well, followed by deposition and oxidation
of a thin Ta layer on top of it, the switching oxide may be altered considerably,
possibly not exhibiting an oxygen gradient anymore. Furthermore, the influence
of this bottom electrode could be suppressed or at least modified by residual Ta
at the interface, inhibiting a reasonable comparison. Comparing the results of the
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Figure 6.10: Influence of different electrode materials on switching in the (a) TaOx and
(b) STO material system. The boxes represent qualitative statements about the criteria
forming, switching, reproducibility, and endurance, respectively. For the STO system,
both 15 nm and 30 nm STO film thickness deposited at 200 °C have been investigated.
four mentioned electrode materials, it is astonishing that only Pt as top electrode
material shows the promising properties presented above. With the application
of Ir as top electrode, the reproducibility, expressed by a sample stray, as well as
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the endurance decrease. Surprisingly, Au electrodes lead to highly complicated
forming, almost totally suppressing any switching. The application of symmetrical
Ta electrodes resulted in capacitors with relatively low, nonlinear resistance, where
the nonlinearity increases with decreasing capacitor area. A higher resistance
is probably not possible due to a low barrier contact between Ta and oxygen-
deficient TaOx [98, 146]. The associated I-V -characteristics show neither areal nor
filamentary conduction.
In the STO system shown in Figure 6.10 (b), both top and bottom electrodes
have been exchanged in diverse combinations. For the four systems not containing
a Pt electrode, the stack has been deposited as indicated in the figure, but also
in upside down sequence, however often leading to worsened overall properties.
Analogously to the TaOx system, the application of Pt as top electrode material
resulted in optimum forming and switching behavior with high reproducibility, but
naturally lower endurance compared to the TaOx as discussed above (see page 91f.),
but only on Ti bottom electrodes. A quite similar behavior could be observed for
Ir as top electrode material. This may lead to the assumption, that the interface
between Ti and STO as well as between Ta and TaOx play important roles in the
switching in these VCM devices. This assumption is further corroborated by the I-V -
characteristics of STO with Ta bottom and Ir top electrode, which show similarities
to the TaOx characteristics and very high resistance ratios, outperforming the
Ti-STO system. However, the electroforming necessitates relatively high voltages.
Consequently, several capacitors deteriorate already in the very first switching cycles
and thus reproducibility in this electrode combination is poor. With the application
of the oxidic electrodes RuO2 and SRO, the forming and switching becomes very
difficult or even impossible. Hence, this may be one reason for the difficulties in
electroforming and switching the high permittivity SRO-STO capacitors shown in
Figure 6.1 (c).
6.2 Discussion
The electroforming process in VCM devices is highly related to extended defects,
as has been shown in literature mentioned above. Being aware of this fact, the
results on reliability measurements in high permittivity STO and the forming in
low permittivity STO and TaOx appear in a different light. As illustrated in
Figure 6.11, the forming procedure or process, respectively, differs for the three
material systems. In the first case, the forming procedure is extremely difficult to
handle, leading to unswitchable devices in the vast majority of analyzed samples.
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Following the relation of forming to defects, this could be caused by a comparably
small defect density or energetically deep defects or both occuring simultaneously.
Following the results on leakage mechanisms in STO samples with 16 nm thickness
in Figure 5.9, this defect depth would be around 0.4 eV below the conduction band,
for instance. Though applying very high electric field at elevated temperatures, the
forming process necessitates a relatively long period of time, where samples from the
two other material systems would have formed at smaller field and after fractions
of a second, presented above in Figures 6.3 and 6.4. Additionally, SRO as an oxidic
electrode may have serious influence on forming and switching in this material
system, as has been shown for low permittivity STO in Figure 6.10. Unfortunately,
the electrodes cannot be exchanged easily in this material system owing to the
dependence of STO deposition on the properties of the SRO electrode.
The considerable dependence on electrode area in the second case is most likely
due to an areal distribution of defects in the STO. In literature, the impact of defect
distribution on switching properties has already been shown for the oxygen deficient
Sr2TiO4 in comparison with epitaxial SrTiO3 by Shibuya et al. [181]. Naturally, the
forming process in such devices should also show a distinct area dependence, which
has not been investigated by Shibuya. On the other hand, Shibuya et al. observed
increasing difficulties in electroforming with decreasing defect density, which is
in very good agreement with the hypothesis. The observed thickness dependence
in Figure 6.2 (b) gives further evidence to the dependence on defect distribution,
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as the electric field necessary for the forming process increases considerably with
decreasing film thickness, which can be assigned to an increase of the areal defect
density with film thickness.
For TaOx in the third case, there is nearly no area dependence observable even for
electrodes of very small area. Judging from the structural analysis of the deposited
Ta bottom electrodes in subsection 4.1.3, this can be explained by the extraordinary
small grain size, coming close to amorphous material. Furthermore, the oxidation
process creates an oxygen gradient in the Ta surface. Due to the oxygen solubility
of approximately 5% in the Ta lattice and the oxygen blocking properties of TaOx,
nonuniform conglomerates of Ta and TaOx are a reasonable scenario [108]. The
results obtained by XPS in Figure 4.21, highlighting the existence of macroscopically
metastable Ta suboxides in the TaOx thin films, give further evidence on the high
defect density in the produced TaOx films. In fact, not only the grain boundaries
can be regarded as defect sites, but the grains themselves may be highly defective
as well. In this context, the observation of metal Ta clusters in a sample switched
106 times made by Lee et al. [166] is intriguing. The authors used a quite similar
Ta-TaOx layer stack for their analysis and found an even higher ratio of Ta suboxides
in the TaOx film. Hence, after repeated switching and therefore repeated voltage
and thermal stress, these metastable phases are reduced and remain in stable metal
phases.
In all three material systems, the electroforming process is thermally activated
and additionally depending on the applied electric field. According to literature,
this can be explained by the migration most likely of oxygen vacancies under an
applied electric field [75, 182, 183], which is further increased by Joule heating [176].
Additionally, an electroforming procedure by repeated voltage pulses of constant
length may give another evidence for the ion migration. The results obtained by
this procedure did not differ from electroforming by one single pulse (see Figure 6.4),
which has a pulse length of the sum of all these short pulses. It can be assumed
that the concentration gradient of oxygen vacancies is freezed, when the electric
field drops after one pulse and then continues to increase with the subsequent pulse,
accumulating similarly to forming by a single pulse.
Taking all these considerations into account, it is possible to formulate a design
rule for resistive switching devices. First of all, the defect density should be as
high as possible for reliable electroforming at moderate voltages. This can be
achieved by nanocrystalline or nearly amorphous oxides, preferably exhibiting a
considerable amount of oxygen vacancies. The latter can be adjusted either by
reducing deposition processes, but also by doping the oxides in a way that creates
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compensating oxygen vacancies, for instance Fe-doping of STO. Owing to the field-
driven forming and switching, the oxide’s film thickness should be chosen as small
as possible, at the best around 10 nm or below. Thus, very high electric field is
applied to the film even at moderate voltages, which is essential for the application
in nano-scaled memory.
Furthermore, the results on both of the STO systems show that oxidic electrodes
are disadvantageous or, in the last resort, even a show-stopper for resistive switching
devices. On the other hand, the use of an asymmetric electrode design with one
low work function electrode and one inert, high work function electrode turned out
to be promising. In this context, the choice of the inert electrode has proven to
be another important issue, at least in the TaOx system. The observations made
in the electrode material screening shown in Figure 6.10 are highly intriguing due
to the exclusive properties of Pt electrodes. Considering the differences between
the three investigated high work function materials Pt, Ir and Au, the catalytic
properties of Pt could be the most significant difference explaining these exclusive
properties. During set and reset, a considerable amount of oxygen and oxygen
vacancies are being migrated in the oxide thin films, depending on voltage polarity.
At the interface between the high work function electrode and the oxide, an oxygen
excess will accumulate when applying positive (reset) voltage to the electrode. On
the one hand, the TaOx film will reoxidize and thus change states from low resistive
to high resistive. On the other hand, the electrode may also be able to loosely store
a certain amount of oxygen, releasing it in the set process. For instance, the ability
of Pt to store and especially conduct oxygen is well known [184]. Additionally,
the catalytic properties of Pt most likely stimulate these oxidation and reduction
processes. If a different top electrode material is applied, the catalytic effect may be
drastically lower. This may just be occurring for Ir and Au electrodes. In case of Ir,
an electrically conducting interfacial iridium oxide layer will form, which represents
a diffusion barrier for oxygen [103]. However, during the set process, the reduction
of this oxide film may be more difficult, as it is conducting and therefore no electric
field gradient occurs. Furthermore, iridium oxide is known to be a stable electrode
material and will thus not easily be reduced. The sum of these may be the cause
for the deteriorated forming and switching behavior with Ir top electrodes. In case
of Au, no oxidation of the electrode will occur. If the electrode does not exhibit
any porosity, the oxygen will be completely blocked at the interface, not allowing
for electroforming or stable resistive switching.
The role of the ambient atmosphere has also been pointed out by Lee et al. [166],
who observed significant differences in switching behavior when measuring uncapped
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nano crossbar devices in air or in high vacuum(<10−6mbar), respectively. Thus,
the Pt top electrode used in those devices does not represent an effective diffusion
barrier for oxygen as well. To further support these assumptions, the influence of
top electrode thickness observed in HfOx thin films should be mentioned [172]. In
this case, a thinner Hf top electrode slightly increased the forming voltage, but also
improved the switching by a less conductive and more uniform LRS. The authors
attribute this effect to the ability of the Hf layer to store oxygen. By reducing the
Hf layer thickness, the storage capacity decreases and, thus, the oxygen deficiency
level in the HfOx can be controlled implicitly.
Finally, the different impact of the top electrode material on the STO system
would leave an open question. However, the use of Ta as bottom electrode could
lead to the assumption, that the interface between bottom electrode and STO is
an important factor as well. It is furthermore conceivable that the role of STO in
these devices should be regarded more as a medium. The active interface—normally
located between STO and Ir—in this case would be the interface between Ta and
STO. Figure 6.12 emphasizes this hypothesis by comparing a 30 nm thick STO film
with Ta bottom and Ir top electrode with the TaOx and STO devices investigated
for the most part of this chapter. The more pronounced similarities to the TaOx
devices become obvious. Especially the nonlinear LRS, a typical characteristic
of STO devices, completely converts into the quasi linear LRS of TaOx devices.
Furthermore, the resistance states’ ratio is particularly high, exhibited only by few
STO devices and then only in the first few cycles. The reason for the still lower
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ratio compared to TaOx devices is most probably the small TaOx film thickness
in this layer stack as sketched in this Figure (compare Figure 6.8). The higher
switching voltages would then be due to the STO layer, dropping a certain fraction
of the applied electric field. It is also possible that the higher ratio in the ’standard’
TaOx devices is owing to the direct contact to a high work function metal, which in
this case is constrained by the STO layer, featuring a significantly smaller bandgap,
for instance. However, a clear conclusion can only be drawn with the results of a
much more thorough electrode material screening, followed by elaborate structural
analysis and modeling.
Despite many years of extensive research in the field of resistive switching by
valency change, the underlying mechanisms are not fully understood yet. Con-
sequently, there are several promising models, which claim to explain parts or
the entirety of the mechanisms responsible for the switching [175, 179, 185–187].
Judging from the results obtained and observations made in this work, it is however
very difficult to support one of those models completely. Therefore, the drawn
conclusions are limited to the following statements:
• The electroforming and thus the resistive switching processes in VCM are
highly related to defects in the switching oxide.
• Electroforming as well as switching are highly field-activated.
• The electrodes’ material play an important role concerning the migration of
oxygen and oxygen vacancies.
• The thermal activation of the resistive switching is nearly certain. However,
for a local Joule heating no unambiguous evidence can be provided by the
obtained results.
7 Conclusions
7.1 Summary
The present work is concerned with the analysis of morphological and electrical
properties of ultra thin oxide films for memory applications. The highly demanding
preparation and characterization of memory cells require both a newly developed
sputtering system as well as sophisticated electrical characterization.
Sputter processes for high quality thin film electrodes and functional oxide layers
are developed in the first part of this work. Therefore, a versatile sputter deposition
tool has been constructed, allowing for reliable and reproducible preparation of
planar layer stacks with film thickness down to few nanometers. The high quality of
the films is owing to several aspects, of which some are the large distance between
sputter guns and substrate, the high ratio between vacuum chamber area and target
area, the low RF power processing and the thoroughly pursued process development.
For improved and simplified electrical characterization, a cryogenic probe station
has been designed and constructed, featuring excellent mechanical and thermal
stability and offering automatic characterization by powerful software using scripting
language as well as probe control via image recognition. The use of circuit boards
inside the vacuum chamber allows for pulsed measurements with very short pulse
lengths at a high signal to noise ratio.
The investigation of high permittivity capacitors for application in DRAM are
the second major part of this work. The morphology analysis of the prepared thin
films exhibits very small grain sizes of both the STO films and especially the SRO
electrodes. Hence, local epitaxy on a grain-size scale occurs without significant
straining of the STO grains, resulting in an overall improved electrical performance.
The achieved capacitance equivalent thickness (CET) values of nearly 0.1 nm
are the best reported values in literature to date, particularly on silicon substrates.
According to the technology roadmap for semiconductors, the obtained values meet
the requirements up to the end of projection. The often reported and intensively dis-
cussed passive layers in high permittivity capacitors can be regarded as preventable
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to the greatest possible extent, their origin narrowed mostly to electrode screening
and residual strain in the fabricated capacitors.
The analysis of leakage mechanisms in the prepared ultra thin film capacitors
reveals a detrimental Schottky barrier reduction with decreasing film thickness.
This effect leads to a tremendous increase of leakage current. Where STO films
with a thickness of around 10 nm still meet the requirements for DRAM application,
the current increases by orders of magnitude with a decrease in film thickness by
only few nanometers.
The comparison of two different material systems with respect to their resistive
switching properties and performance represents the third part of this work. The
investigation of the electroforming process reveals thermal activation, a considerable
relation to defect density and significant oxide thickness dependence. By electro-
forming via short voltage pulses, a relationship between pulse height and duration
of the forming process can be identified. With repetitive cycling, the highly reliable
switching and outstanding endurance of tantalum oxide films is demonstrated. The
systematic exchange of the electrode metals exhibits a distinct electrode material
dependence of resistive switching.
7.2 Outlook
The present study highlights the promising potential of oxides for future memory
applications. Further research should therefore be focused on the fabrication of
memory devices with application-oriented overall dimensions. For high permittivity
STO, this would also imply complete 3d processing with atomic layer deposition
and thus the development of new processes. Consequent to the achievement of
memory cells with comparable quality as presented in this study, the detrimental
barrier reduction with decreasing film thickness has to be overcome, possibly by
introducing an additional oxide layer.
For the VCM-type memory cells, the fabrication of devices with application
oriented dimensions can be achieved by a nano crossbar design and, subsequent, by
entire memory arrays, which can be passive or active, i.e. working with transistors
as selector devices. Using such architectures, the memory cells can be characterized
in an environment very similar to application, including read and write operation
with short voltage pulses. Additionally, the underlying switching mechanisms may
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become more accessible due to the different ratio between the switching region and
the rest of the device area. Finally, the important role of the electrode materials
needs further investigation to identify the reasons for the inhibition of switching
and thus gain further insight into the resistive switching mechanisms.
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Appendix
A PVD Parameters
In subsection 3.1.1 the sample preparation by sputtering is explained. The parame-
ters of some of the various processes are given here.
A.1 Materials for High Permittivity Devices
Strontium Ruthenate
in-situ deposition
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
550 °C
12 W
1.1 nm/min
ex-situ deposition
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
470 °C
12 W
1.2 nm/min
in-situ deposition, low power
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
550 °C
8 W
0.6 nm/min
STO
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Strontium Titanate
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
550 °C
20 W
≈ 0.25 nm/min
A.2 Materials for VCM Devices
Titanium Tantalum
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
200 °C
25 W
≈ 2 nm/min
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
200 °C
20 W
≈ 2.5 nm/min
Strontium Titanate
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
200-400 °C
20-25 W
0.5-2 nm/min
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A.3 Noble Metal Electrodes
Platinum
pressure
process gas
gas flow
temperature
RF power
deposition rate
30·10−3 mbar
argon
10 sccm
200 °C
10 W
≈ 1 nm/min
Iridium
pressure
process gas
gas flow
temperature
RF power
deposition rate
8·10−3 mbar
argon
5 sccm
200 °C
12 W
≈ 1 nm/min
Gold
pressure
process gas
gas flow
temperature
RF power
deposition rate
30·10−3 mbar
argon
10 sccm
200 °C
10 W
≈ 1 nm/min
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